Analysis of buffered multistage interconnection network for parrallel processors