Characterization of circuits in grid obtained by regular and semiregular tessellations