Formal verification of pipelined cryptographic circuits : a functional approach