A SURVEY OF MICROPROCESSOR ARCHITECTURES **FOR MEMORY MANAGEMENT**

INFORMATICA 2/86

B. Furht

Department of Electrical and Computer Engineering University of Miami, Coral Gables, Florida 33124

V. Milutinović

UDK: 681.3.325.6.08

School of Electrical Engineering Purdue University, West Lafayette, Indiana 47907

This paper presents an overview of current microprocesser architectures which support memory management. Basic requirements for a processor to support the memory management are defined, and the hierarchically organized memory is introduced. Several address translation schemes, such as paging, segmentation, and combined paging/segmentation are described, and their implementation in current microprocessors is discussed. A special emphasis is given to the application of the associative cache memory. Single-level and multi-level address mapping schemes are analyzed and compared. Furthermore, the paper discusses the capabilities of current microprocessors to support virtual memory, which includes abilities to recognize an address fault, to abort the execution of the current instruction and save necessary information, and the ability to restore the saved state and resume normal processing. Two methods to restart the interrupted instruction, instruction restart and instruction continuation, are evaluated, and their implementation in current microprocessors is discussed. Protection and security requirements are defined, and two protection schemes, hierarchical and non-hierarchical, are evaluated.

I. INTRODUCTION

New generation 16-bit and 32-bit microprocessors are extensively used in multiuser and multitasking environments. Therefore, there is an increased demand for the support of memory management. Furthermore, as shown in Figure 1, the capacity of primary and secondary memories in advanced microprocessors is increasing, which in turn requires an increased virtual memory space, as well as more sophisticated virtual riemory management mechanisms.

In the 16-bit microprocessor arena, the techniques applied to solve memory management problems are relatively inadequate, and inefficient. At the 32-bit level, a more standardized approach can be found, and significantly more sophisticated architectures for memory management have been designed. The paper evaluates various architectures for memory management and virtual memory support, and their implementations in existing microprocessors. Several important issues are addressed, such as selection of a virtual memory organization, multi-level memory mapping schemes, associstive cache memories applied to address translation, virtual memory support techniques, dynamic memory allocation algorithms, as well as protection and security techniques.

The implementation of these techniques in current 16-bit and 32-bit microprocessors, such as Intel 286, 386, and 432, Motorola 68010 and 68010, National 32032, and Zilog Z80,000, is discussed.

The paper is organized in eight sections. The Section 2 discusses the requirements for a processor to support memory management. Two main strategies applied in current microprocessors are presented: memory management unit (MMU) on-the-CPU chip versus off-the-CPU-chip. Two memory addressing schemes, linear and augmented, are evaluated. Section 3 deals with the various address translation techniques, such as paging, segmentation and combined paging/segmentation, and their implementations in current microprocessors. Both single-level and multi-level address mapping schemes are

evaluated. Techniques to support virtual address mechanism are presented in Section 4. The implementations of two methods, which resume operation after an address fault is detected and corrected, are discussed. Section 5 describes the security and protection techniques applied in current microprocessors.

Figure 1. Addressing range needs [54]

2. MEMORY MANAGEMENT REQUIREMENTS

Advanced microprocessor system architecture, which is able to support memory management, uses the hierarchically structured memory system, as shown in Figure 2.

The memory system consists of three levels and involves the maintaining of a large address space based on a hierarchy of memory devices, which differ in memory capacity, speed, and cost. At the first level is the bigh-speed cache memory, which is the most expensive and, therefore of the lowest capacity. At the second level is the real (primary) memory, which is slower, but less expansive than the cache memory. The

third level consists of large capacity storage devices, such as disks, which hold the programs and data that cannot fit in the first two levels. When a process is to be run, its code and data are brought into primary or cache memory, where cache memory always holds the most recently used code or data.

In this hierarchical memory structure, the basic requirements of the memory management system can be specified as follows:

- ability to translate addresses and support dynamic memory allocation, \mathbf{I} .
- ability to support virtual memory, and $2.$
- ability to provide memory protection and security. 3.

There are two basic strategies in creating the microprocessor system architecture for memory management:

- 1. memory management unit is on the CPU chip, and
- 2. memory management unit off the CPU chip.

Both strategies, as well as the list of microprocessor systems which apply them, are indicated in Figure 3.

Figure 3. On-chip versus off-chip memory management unit

The main advantages of having the memory management on the CPU chip are:

- 1. access time improvement, because there is no off-chip MMU-related delays.
- maximum portability of operating system and application programs, and $2¹$
- parts-count reduction. $3.$

On the other hand, the memory management on the CPU chip requires additional transistor count, which could be invested into other more frequently used resources. For example, the Motorola 68020, which applies memory management off the CPU chip, uses the saved transistor count to implement the instruction cache on the chip.

Another important issue related to memory management is selection of the memory organization scheme. Basically, there are two types of memory organization schemes: linear and segmented.

In the linear addressing schemes, addresses typically start from zero, and proceed linearly. The memory may later be structured, by software, at the level of address translation.

In the segmented addressing schemes, the programs are not written as a linear sequence of instructions and data, but rather as modules of code and data. The logical address space is broken into several linear address spaces, each of the specified length. An effective logical address is computed as a combination of the segment number, which is a pointer to a block in memory, and the segment offset, which defines the displacement within the segment.

Table 1 shows memory addressing schemes applied in various advanced microprocessors.

Note that Intel and Zilog offer both segmented and linear addressing on their 32bit processors i80386 and Z80,000, respectively, as software programmable options.

In general, a linear addressing scheme is better suited for the applications that manifulate large data structures, while the segmented addressing scheme facilitates programming, enabling the programmer to structure software into segments. In addition, the segmented addressing scheme simplifies protection and relocation of objects in memory. As an example of the segmented addressing scheme, Intel's i8086 processor contains four 16-bit segment registers, which point to four objects in the memory: code, stack, data, and extra segment (alternate data), as shown in Figure 4a. The address calculation mechanism, which produces 20-bit physical address for the i8086, is shown in Fig. 4b.

3. ADDRESS TRANSLATION TECHMIQUES

Regardless of the memory organization scheme, the processor must have an address translation mechanism to handle virtual memory. The address translation mechanism also provides a method of protecting memory objects.

The address translation is a process of mapping logical to physical memory

TABLE I

Memory addressing schemes in advanced microprocessors

b. Address calculation in the i8085 [28]

ă

addresses. The address translation mechanism divides the memory into blocks, and . then performs mapping of a block of logical addresses into a block of phvsical memorv addresses. It a!lows programs to be relocated in the primary«memory. It also provides the base for virtual memory system design, where the logical address space can be larger than the physical address space. The virtual memory mechanism allows programs to cxecute even vhen only few blocks of a program are in tbe primarv mcmory, while the rest of the program is in the secondary memory (on the disk). The other important processor requirements for virtual nicmory support are discusscd in Section *4.* Three basic address translation schemes are:

- 1. paging
- 2. segmentation, and
- 3. combincd paging/segmentation.

In tbe paging svstems, tbe primary memory is divided into fixed-size blocks (pages). while in the segmentation systems, the blocks are of various size (segments), as shown in Figure 5.

Generally, the segments can overlap, while pages cannot, so pages are usually of a relatively small size, compared to total memory. Typical page size is between 256 and 2048 bvtes, whi!e segments can be 64K bytes or more.

The paging/segmentation systems combine the features of botb paging and segmentation addressing schemes. The segmentation part of the scheme manages virtual space by dividing the programs into segments, while the paging part manages physical memory, which is divided into pages. Each segment consists of a number of pages, as sbown in Figure 6.

Selection of the address translation mechanism has a crucial impact on the memory management techniques, which have to be implemented by the operating system, to handle page br scgmcnt fetching, placement, and replacement. For example, the paging address translation system is well suited for page placement and replacemcnt, because all pages are of uniform sizc, while the segmeatation svstem needs more complicated placement and replacement algorithms to match incoming segments with available memory space in the segmentation systems, a segment must reside entirely in physical (primary) memory in order to be executed, because the minimum unit that can be swapped is the segment itself. The availablc memorv space becomes thea fragmehted into many small pieces, and there is not enough contiguous memory for storing one large segment. Because of the fragmentation problem associated with the segmentation systems, the paging systems are more efficient with respect to memory utilization. In the paging systems, all pages are of equal size, the pages can be swapped without leaving unusable fragmented spaces. Also, it is not necessary to swap in all pages of a program at once, in order to execute it, but only the pages required ("demand paging"). This significantly reduces the swapping time.

For all these reasons, the demand paging address translation system scems to be

b. Seamenlilion syslom

Figure S. Address translation schemes a. paging

• b. segmentation'

Figure 6 Address translation by combined paging and segmentation (paging/segmentation)

the way to go. As a matter of fact, all advanced 32-bit processors, as well as several 16-bit processors, fully support demand paging technique, which may become a standard address translation mechanism in future microprocessors.

Furthermore, when one selects the address translation scheme (paging, segmentation, or combined system), there are two additional issues which should be addressed:

- 1. implementation of the selected address translation mechanism, and
- 2. selection of the number of manning levels

3.1 Implementation of the address translation schemes

Regardless of the address translation organization, the implementation method is always based on translation tables located in primary memory: page map tables (PMT) in the paging systems, and segment map tables (SMT) in the segmentation systems [10,11,14,16]. The table entries contain information to translate the logical into the physical address, as well as additional data for protection purposes, and to support placement and replacement algorithms. A typical format of a translation table entry is shown in Figure 7.

As an example of the address translation implementation, the virtual address of the i256 processor consists of a pair: segment selector and displacement $\mathbf{v} = \{s, d\}$. The

		[RESIDENCE] ACCESS RIGHTS[SUPPORT FOR] PHYSICAL ADDRESS
BIT	. & PROTECTION REPLACEMENT]	

Figure 7. Typical format of a page or segment table entry

segment selector points to the segment descriptor in the segment man table, as shown in Figure 8. The segment descriptor contains the primary meriory address s', at which the segment begins. The displacement d is added to s' forming the real physical address, $r = d + s'$, corresponding to the virtual address v.

22

Figure 8. Address translation mechanism of the i286 [28]

The described address translation implementation method is known as direct mapping. Translating a logical address to a physical address, using direct mapping, requires an additional memory access operation to obtain segment (or page) base address, and therefore the use of direct mapping can cause the computer system to run programs at lower speed. There are several solutions applied in modern microprocessor architectures to overcome this problem. These solutions are discussed below.

In the Intel's 1286 processor standard, four segment registers are extended with the corresponding four 48-bit segment descriptor cache registers, as shown in Figure 9 $[26, 28]$.

Segment registers are loaded by the program, while the CPU loads the explicit cache registers, which are invisible to programs. Explicit cache speeds up the operation by eliminating the need to refer to a descriptor table for every memory reference instruction. Loading the explicit cache is performed in four steps:

Figure 9. Descriptor data type in the i286 [28]

- Program places a selector in the corresponding segment recister. \mathbf{I} .
- 2. Processor adds the selector index to the base address of the descriptor table, to select a descriptor.
- 3. After the processor verifies segment access rights, it copies the descriptor to the data segment register in cache.
- The processor uses the descriptor information to check segment types and limits, as well as to form the effective address.

The described technique based on explicit cache registers speeds up the direct mapping, but still is not efficient enough, because it requires cache loading whenever control is transferred from one to another seq ment of the same type.

A much more sophisticated solution is based on a special associative cache (32 to 64 locations), which holds the most recently used set of translation values. Then, the translation process is performed in the following steps, as shown in Figure 10:

- 1. First, the virtual address received from the CPU is searched through the cache. If the address matches with one of the cache entries, then the corresponding physical address stored in the carne is used by the CPU to access the primary memory directly.
- If the received virtual address does not match with cache entries, but the page or segment is in the primary memory, then the physical address will be fetched from the translation tables located in the primary memory, and then stored in the cache. Then, the CPU will access the required physical memory.
- 3. Finally, if the page or segment is not in the primary memory, it must be first swapped from the secondary memory into the primary memory. The translation tables must be updated, and the physical memory address will be fetched from the translation tables into the carne.

The associative cache memory is usually organized as a Translation Lookaside Buffer (TLB). When the address translation mechanism receives a logical address, every entry in the TLB is searched simultaneously for the logical address.

Figure 10. Address translation mechanism using the associative cache memory [10]

N

A number of simulation studies have proven that the small associative cache significantly speeds up the system operation, because the hit ratio of finding the address in the cache riches 98%. Many recent processors, (such as Motorola 68000 family with its MC58451 MMU, Intel 80386, Zilog Z8000 family and Z80,000, National NS16000 family with its NS16082 MMU, and others) have implemented the address translation scheme by using the TLB method [5,33,34,35,37,50,51,54]. Although translation mechanisms based on the TLB method vary in complexity, they can be classified in two basic groups: address-accessable TLBs, and content-addressable TLBs. In the addressaccessable TLB approach, a logical address field identifies the register in the TLB that holds the physical base address. As an example of this technique, the ZSCO with onchip MMU is shown in Figure 11 [33].

The virtual address consists of a 4-bit TLB pointer, and a 12-bit offset. The TLB pointer selects one of the 16 translation registers of the TLB. Then, the 24-bit physical

Figure 11. The Z800 address translation based on the address-accessable TLB [33]

LOGICAL ADDRESS 16 bils 7 bits **MASK** Determines I۵. segment size **ASSOCIATIVE** LOOKUP 32 contentaddressable \cdots O SEGMENT BASE ADDRESS registers COMPARISON BITS SEGMENT BASE ADDRESS

Figure 12. Content-addressable TLB in the MC58451 MMU [44]

address is formed, as a selected 12-bit page base address from the TLB, concatenated with the 12-bit offset.

The address-accessable TLB technique is not practical for large systems, because accessing the TLB by addresses requires a segment register for each logical segment or page that can be relocated.

The content-addressable TLB is more suitable for large systems. This method has been applied in several microprocessors, such as the MC65451 MMU, Z8015 PMMU, Intel 80386, and NS 16082 MMU. To illustrate this method, Figure 12 shows the content-addressable TLE applied in the MC68451 MMU.

Figure 13. The flow-chart of a paging virtual memory system with an associative cache memory

Z4

The MMU receives a logical address (23 bits), and the mask register masks the low order bits to determine the segment size. Then, the MMC compares the rest of the most significant bits with the comparison field values of 32 content-addressable registers. If a match is found, the MMU performs address translation. If there is no match, the MMC generates a fault condition, and activates a trap routine. The trap routine will update the TLB from translation tables stored in primary memory.

The flow-chart in Figure 13 illustrates the necessary operations in a paging-based virtual memory system with an associative cache memory for recently used pages.

The virtual memory is activated whenever program requests an access to a page. The flow-chart in Figure 13 indicates three different control paths:

- 1. when the page descriptor is found in the associative cache.
- 2. when the page descriptor is not found in the cache ('cache miss'), but the page is in the primary memory, and
- 3. when the page descriptor is not found in the associative cache, and the page is not in the primary memory ('page miss'). Then, the address fault handling routine is activated.

In addition to address translation mechanism, the MC68451 MMU supports dynamic memory allocation. The dynamic memory allocation mechanism is able to allocate the memory to a process, while it is running. The Binary Buddy system, an algorithm for dynamic memory allocation, is implemented in the MC68451. The algorithm divides the entire physical address space into buffers, the size of which varies from 256 bytes to 256K bytes (in the MC68451). The algorithm maintains these buffers by using the buffer lists for all sets of buffers of the same size, as well as buffer descriptors for each buffer independently [52].

When a memory request is received, the algorithm searches through the list of available buffers in order to find the best fitted buffer. If the best-fitted buffer is not available, the search process is continued for the next larger size buffer. The flow-chart of the Binary. Buddy algorithm is shown in Figure 14.

A detailed description of the algorithm, as well as additional issues related to it, are discussed in $[45, 48, 52]$.

Single-level versus multi-level address mapping 3.2

The second issue closely related to address translation architectures is dealing with the number of mapping levels in address translation schemes. The conventional address mapping scheme consists of just one mapping level, such as in most of the 16bit processors (1286, Z8010, and Z8015 MMUs). On the other hand, almost all 32-bit processors use multi-level mapping schemes, which brings some new features in the memory management.

The basic advantages of multi-level mapping schemes versus single-level mapping schemes can be summarized as follows:

R

Figure 15. Two-level address mapping scheme in the 1432 processor [27]

- 1. tbev provide more sophisticated protection mečbasism,
- 2. they are able to accommodate larger address space, and
- 3. they provide page sharing.

Several multi-level mapping schemes are evaluated below.

Intel's i432 processor uses two-level mapping in order to provide more sophisticated protection mochanism, as shown in Figure 15 [27,40,47].

The segment sclector register points to an entry of the access segment, where the access rights are stored and are thus associated with program modules. The access descriptor contains the pointer to the segment table, and finally the segment descriptor contains a pointer to the beginning of the selected segment in the primary memory. Because the access rights are stored independently of the segment descriptors, several \cdot modulcs can share the same segment, each witb different aecess,rights to it. In Figure 15, the module A can write and read the selected segment, while the module B can only

Figure 15. Paging system architecture in tbe i38S processor [54]

read the scgment.

In addition, the two-level mapping scheme makes it possible to restrict the number of segments accessable by a given program. In single-level mapping systems, such as i286, any program may address any segment in memory, simply by pointing to it through the segment table.

The two-level scheme of the i432 also enables fewer address bits to point to a particular segment.

The Intel's i386 provides two options, which are user selectable: segmentation system (same as in the i286), or paging system. The paging system architecture uses twolevel mapping scheme, along with a translation lookaside buffer, designed as a cache memory. The complete architecture is shown in Figure 16.

The linear virtual address consists of three fields (directory, table, offset), and address translation is performed in the following steps:

- ° 1. first, tbe address is searched tbrough the TLB. *V* tbe address is found, tbe translation is pcrformed in the TLB, and the primary memory is accessed directly, the contraction of \mathbb{R}^n , the contraction of \mathbb{R}^n
	- 2. if the address is not found in the TLB, the miss signal is generated, and the (ranslation is performed tbrough the (wo-leve! rr.apping built on the CPU chip, as shown in Figure 15.

昌

The two-level on-chip mapping scheme enables fast address translation, and page tables can be sharcd and/or swapped.

A similar two-level mapping scheme has been implemented in the NS16082 MMU [6.25,38]. The tolal phvsical addrcss space is divided into 32,768 fixed pagcs of 512 bytes cach. The virtual address consist of 24 bits divided icio Ihrce Gelds: index-l and index-2 of the page selector, and the offset, as shown in Figure 17.

The index-1 (8 bits) of the page selector is used to locate one of the 256 entries of the page table. The contents of the page table PTE-1 points to the beginning of one of 256 pointer tables, each of which contains 128 entries. Then, the pointer to the pointer table is combined with the index-2 (7 bits) of the page selector, to locate one of the entries within the pointer table. The selected entry contains the actual page number in primary memory. The offset field is then used to locate data within the page. The NS 16082 MMU contains the associative cache to hold 32 recently used page address entries, as well.

The Z80,000 processor uses three-level mapping scheme based on the set of three translation tables located in primary memory [2,33,53]. It also contains an associative memory for the TLB, where 16 most recently referenced pages are stored. The CPU automatically loads the TLB from translation tables, when a logical address is missing.

The NCR/32 processor uses an address translation chip (ATC) for address translation based on paging system with one-level mapping [22]. The chip contains 16 associativ e memorie s for recentl y use d pages .

The ZS010 MMU, which is used with the ZS001 processor, applies one-level segmentation system, based on 64 content-addressable segment descriptor registers. For mor e detail s se e [33,50] .

The Z8015 MMU differs from the Z8010 MMU in that the logical address is translated into page frames rather than segments. It applies one-level mapping scheme and uses 64 page descriptor registers, which are also content-addressable [33,56].

The WE32100 32-bit processor uses off-chip £2101 MMU, which supports both demand paging and segmentation systems, which are user selectable [15, 17, 18]. The MMU contains an on-chip cache memory: a 32-entry segment descriptor cache, and a 64-entry page descriptor cache, to hold recently used segment and page descriptors, respcctivelv .

Table 2 summarizes address translation features of some 16- and 32-bit microprocesjors .

4. VIRTUAL ADDRESS SUPPORT TECHNIQUES

A virtual memory system allows the user to execute programs on a very large memory of virtual address space, much larger than the actual physical memory. This is accomplished by the capability of a microprocessor to detect access to memory pages (or segments) which are not present in the physical memory. When the virtual memory system detects such a reference, it will fetch' the required page from the secondary memory into the primary memory.

In order to support virtual memory capabilities, besides the address translation, a microprocessor must provide the following attributes:

1 . to recognize a page or segment fault, if the page or segment is not present in the primary memory. The memory manager must then inform the processor so that the missing page or segment can be fetched from the secondary memory, and eventually one of the current pages or segments can be

TABLE Ñ,

a .

o o **3 »**

3 ui '

replaced,

- to abort execution of the current instruction *(instruction abort capability)*. $\overline{2}$
- $\overline{\mathbf{3}}$ to save necessary information needed later to recover from the fault.
- to call and execute the fault service routine in the operating system, which \mathbf{A} will swap the required page(s) or segments(s), from secondary memory to primary memory,
- 5. to provide necessary information for the operating system, in order to support page (or segment) placement and replacement algorithms (indication of access activities), and
- 6. to restore the saved state and resume the normal processing (instruction restart capabilities).

Although very different in complexity, all advanced microprocessors provide instruction abort and restart capabilities. Some solutions are presented below. Recognizing the access fault can be performed internally only, if the MMU is on the CPU chip, or both internally and externally, if the MMU is off the CPU chip.

When an access is made to an instruction or data which is not present in primary memory, an address error is internally detected, and it initiates the address error fault handling routine finternally detected fault). If the off-chip MMU detects a fault situation, it will send a signal to the CPU, which will in turn activate the fault handling routine (externally detected fault).

When the CPU recognizes an access fault, it saves the state information needed to recover from the fault. The information is usually saved on the stack. The typical information which must be saved in the program counter (ttarting address of the instruction), the status register, the fault address, the trap-specific parameters, the access type, the internal temporary registers, various internal statuses, etc. For illustration, the MC68010 processor which supports virtual memory, saves 26 words versus the MC68000 process, which saves only seven words, which is not enough to provide the user with the state of the machine after the fault has been occurred. Figure 18 shows the information saved on the stack for these two processors.

The MC 68010 address stack is divided into two parts: a user visible section, and a non-user visible section in which the internal status and the temporary data are saved.

The memory management unit also has to provide the information related to access activities needed by the operating system (placement and replacement algorithms). This information is usually stored in the transition table entries. There are three information bits which are present in typical systems:

- 1. the valid bit which is controlled by the operating system, and specifies whether or not a block (page or segment) is in the primary memory.
- 2. the references bit where the MMU typically sets this bit to indicate if access to the corresponding block in primary memory is on. The operating system may reset this bit to keep track of the access history.
- 3. the modified bit which is set by any write operation to the corresponding

Figure 18. Address error stack [36] a. MC68010 b. MC68000

> block. This bit indicates whether the block must be written back to the secondary memory, before being replaced from the primary memory.

For illustration, the 1432 processor contains four access activity bits in its segment descriptor, as shown in Figure 19.

The valid bit (V) indicates whether or not the segment is in the memory. The storage allocated bit (S) indicates whether any memory has been associated with this descriptor. The accessed bit (AC) indicates whether the segment has been accessed, while the altered bit (AL) indicates whether the information contained in the segment has been modified.

Figure 19. Access activity bits of the i432 processor contained in the segment descriptor [27]

22

The operating system uses V and S bits to detect when a physical segment is not present in memorv, uhile the AC and AL bits are used by the replacement algorithm to decide which of the currentlv present segments sbould be swapped out by tbe new segment.

In addition, several fields in the segment descriptor can be used by the operating svstem to record other useful information about the segment (frequency of use, etc).

The other advanced processors contain similar information on access activities used by the operating system. Commonly used page replacement techniques are Least Recentlv Used (LRU), Least Frequently Used (LFU), and First-In-First-Out (FIFO) [1,5,8,9,55]. The described information maintained by the CPU (referenced and modiSed bits), as well as some additional user-defined Selds, can be used to design the page replacement algorithm in the operating system.

One of the popular schemes for the LRU algorithm classifies the pages into four groups: . • •

Group 1: unreferenced $(\hat{R} = 0)$ and unmodified $(M=0)$ Group 2: unreferenced $(R=0)$ and modified $(M=1)$ Group 3: referenced $(R=1)$ and unmodified $(M=0)$ Group 4: referenced $(R=1)$ and modified $(M=1)$

The pages from the lowest groups are replaced first, and the pages from the highest groups are replaced last. The referenced bit is set by the CPU whenever the page is referenced. The operating system (OS) periodically clears the referenced bit. A sophisticated LRU algorithm, "software caching." has been implemented in the VAX/VM3 operating system [31]. The LFU algorithm can also be incorporated into this scheme. Whenever the refcrenced bit is cleared, the OS can count the frequency with which the pages were used. The modified bit is set by the CPU whenever the page is written. When the page is swapped, the OS checks this bit to see if there is a need to update tbe copy of the page in the secondarv memorv.

The last attribute of a proccssor to support virtual memorv is the most complex, and refefs to reloading of the state of tbe program, and resuming the operation, after the address fault routine is completed. Two methods of. implcmenting the resume opcration on a proccssor are:

- 1. instruction restart method, and
- 2. instruction continuation method.

Advantages and drawbacks of these two methods are discussed in the following two subsections.

4.1 Instructlon restart method

In this method, after the address fault error handling routine has completed all activities, the instruction in which fault occurred is restarted from the beginning. Figure 20 illustrates the execution of the microcode in the case when no address fault is

present (Fig. 20a), and in the case when the restart method is applied, with an address fault occurred (Fig. 20b).

In Figure 20 it is assumed that a machine instruction consists of several microinstructions [ml, m2, m3, m4]. If there is no address fault, these instructions will execute sequentially, as sbown in Fig. 20a. If tbe MMU detects an address fault in the microinstruction m2, the control will be transferred to the address error routine. The address error routine will first save the information state, and then the routine will handle the address error (the required page or segment will be fetched from the secondary memory). Finally, the saved information state will be restored, and the faulted instruction will be restarted from the beginning - at the machine instruction level. Therefore, the sequence $[m1, m2, m3, m4]$ will be executed again. **ALC**

The main problem in the instruction restart method is that the processor must reconstruct the state of the machine, as it was at the beginning of the machine instruction, while he faulted instruction was interrupted in the middle of its execution. There are some situations when this is very complex, such as when a resource is used both as input and output parameter in the same instruction. For «xample, in extended precision arithmetic operations, a carry (or borrow) bit from the previous operation is used in the instruction as an input parameter, but the instruction itself also sets the same bit as the result of the current operation. If the address fault is detected after this bit is updated, the original value must be restored before the instruction is restarted. A similar case is with autoincrement and autodecrement addressing modes.

2

Figurc 20. Microinstruction sequence [36] a. No address fault b. Instruction restart method

Several techniques have been proposed to solve this problem, and are discussed below:

- 1. The processor may postpone the modification of user-visible resources (such as carry bit), until the end of the instruction. Then, if the address fault has not occurred, the resoufces will be updated.
- 2. All modifications of the user-visible resources will be recorded by the processor if the address fault occurs. On the basis of this information, the processor will be able to restore the original values of the modified resources.
- 3. The processor maintains the copies of all user-visible resources, that are modified. Because the copy always contains the original value, if the address fault occurs, it will be easy to restore the original state.

4.2. Instructlon continuatlon method

In the instruction continuation method, when the address error routine has been completed, tbe machine instruction will not be resumed from the beginning, but from the same location within the instruction at which the execution was suspended. The execution of the same sequence of microinstructions $[m1, m2, m3, m4]$, in the case of the continuation method, is shown in Figure 21.

Tbe address fault was detected in tbe microinstruction m2, and the control was transferred to the address error handling routine. After the routine has been complated, the processor will resume operation, by executing the microinstruction m3. The

Figure 21. Microinstruction execution - the instruction continuation method [36]

continuation method is analogous to an interrupt operation at the microinstruction level.

In order to support the instruction continuation method. the processor must be able to save the entire state of the machine, when an address fault is detected. Therefore, the processors which apply this method usually have a large address error stack. to save all necessary information (e.g. $MCS010$). Regardless of this requirement, another problem with the continuation method is related to the instructions that require execution without interruption. In addition, tbis metbod requires tbe additional time and silicon resources for saving and restoring the complete state of the machine.

The instruction continuation method has been implemented in the MC6S010 and tbe MC6S020 procossors only [35,36], while all otber advanced processors use tbe instruction restart method.

The NS16082 NMU sends an abort signal to the CPU (NS 16032 or 32032), which will stop the execution and will return the CPU into the state before the aborted instruction. Then, all needed information (contained in program counter, machine status, stack pointer, and several other registers) is automstically saved. When the address fault routine is completed, a return-from-trap instruction is executed, which will resume the aborted instruction from the beginning [38].

Zilog processors also implement the instruction restart method. The Z8001/Z8015 system contains a special data count register which counts the number of successful data accesses before an address fault. This information is used to restore the machine state, which existed before the address fault.

윰

The Z80.000 and ZSOO processors, whicb have the MMl" oa the CPU rbip, applv an improved instruction restart method compatible with their pipelining architecture. The ZS0.000 executes instructions by using six-stage pipelining, and therefore the page fault can be detected before memory access. The address translation is performed in the third stage of the pipeline, and if an address fault is detected, tbe execution stage wil! be suspended, before anv change of register contents is made [33,35]. Tbe Z800 applies a similar technique, because it has a three stage pipeline allowing the instruction suspension, before anv rcgister is cbanged.

Intel proeessors i2S6 and i386 apply the inslruction restart metbod, as well [26,28,54]. They are also able to detect an address fault before executing instruction, and thus faulted instruction restart becomes simple. After completing the execution of the address fault bandling routine, tbe CPU places tbe address of the interrupted instruction into the instruction pointer, and resumes the program execution.

6. PROTECTION AND SECURITY TECHMQUES

In multitasking and multiuser environments, it is required from processor architecture to support protection and security, in order to increase system performance and simplify system implementation. Basically, protection and security issues can be dividcd into the fo!!owing topics:

1. memorv protection,

- 2. program protection,
- 3. user protection, and
- 4. information security.

.\f:mory protcction mtehanism should detect anv addressing error before it caused dam age. Each instruction should be checked to verify that it performs the intended operation. The NL\fU unit performs this check, and if tbere is aa address error detected, it generates an address fault. The address fault handling routine is then activated, which analyzes the address error, eventually fixes it, and returns to the interrupted program. *Program protection mechanism* sbould prevent application program from making illegal modifications of the operating system. It also should control the transfer between system modules to aehieve total reliability. *Uscr prctection michanism* sbould protect users against each otber. *Security mechanism* should provide limited access to informa tion.

Two basic architectures tbat provide program and user protection are:

- 1. hierarchical protection system, or *ring protection tystem,* and
- non-hierarchical protection system, or *capability-based protection system*.

These two systems are discussed in the following paragraphs.

Hierarchical protection system consists of a hierarchy of protection levels, or rings, starting from the most privileged to the least privileged. Basic principles of the ring system are:

2. A program may cal services tbat reside on the same, or a more privilcged ring.

These two protection approaches are illustrated in Figure 22.

The ring system has been implemented in the i2S6 and the i3S6 processors [21,26,28,54]. Their ring protection system consists of four privilege rings, as sbown in Figure 23.

Different priorities are assigned to different programs (segments) within the system. Greater privilege is/assigned to more important programs. Typically, the operating svstem occupies thc most-privilcged ring, thus it is protected from the application programs. Tbe programs mav access the OS with a high-spced call instruction, rather than using the context switching technique, which is the traditional way to implement the call of OS services.

Second and third rings are (vpically used for system services and custom extensions, respectively, while the application programs are usually located at the least-privileged ring.

Tbe i286/i3S6 protection model also provides task isolation, by having separate descriptor tables. The entire isolation between rings is provided by a sčparate stack for cach ring.

In non-hierarchical protection systems (or capability-based protection systems), for each task a table of operations is defined. This table of operations specifies operations that may affect other tasks in the system. In order to perform an operation

Figure 22. Principles of ring protection system [2 a. control transfer between programs

b. data access

Figure 23. The ring protection svstem of the i2S6/i3S5 processors [28]

which could affect another task, a task must have the corresponding capability in its table of operations.

The capabilitv-based protection svslem is more complex, and the current processors stil! do not implement it in the architecture, but in tbe operating svstem. The current processors provide some protection features, which can be used when designing a sophisticated protection system in software [3,4,5,25,35].

The MCGSOOO, tbe ZS000, and the NS 16000 processors bave two operating modes (or privilege lcvels) of thc CPU: supervisor mcde, and user mode. In the supervisor mode, the CPU can execute the complete set of instructions, while in the user mode, only a subset of instructions can be used. In Zilog processors, these two modes are called svstem and normal.

Typically, the operating system functions are placed at the supervisor level, while application programs execute at the user level, thus the operating system is protected from the application programs. The supervisor level typically has access to all of the processor resources, as well as to al! externa! resources, such as memory and I/O. This enables the operating system to control both processor and externa! functions.

In addition, tbe NS16000 processors provide separate address spaces for each running process, thus protccling one user from another.

The MC68020 implements a concept of multiple access levels, which provides expansion on up to 256 hierarchical levels, which present a superset of ring architecture.

Securitv refers to thc limited access to information. The basic principle is to allow a program to access only what it needs to know. For example, Linden suggests that "...almosl every procedure sbould run in a protection domain that gives it aa access to exactly what it needs to accomplisb its function, and nothing rnore [32]." Tbe sccuritv is provided by giving each proress certain access rigbts to a page or a segment. The most commonly used access rights are:

- 1. *rtad acctss:* a process may obtain anv inform3tion from the page or tbe segment.
- 2. *urile aeeess:* a process may modify tbe page or tbe segment, and mav place additional information in it. The proress may destroy all of tbe information in thc page or the segment.
- 3. execute access: a process may run the page or the segment as a prograni. Execute aceess is given to pages or segments which are programs, and denied to data pages or segments. $\mathcal{L}^{\mathcal{L}}$

Current processors typically store the access rights in page or segment descriptors. Before the processor accesses a page or a segment, it first checks its access rights, and if they are verified, it may access the selected page or segment. The diagram in Figure 24 illustrates the described mechanism, based on access

rights stored in the page or segment descriptors. The character N indicates that the corresponding page or segment cannot be accessed at all.

The segmentation virtual memory system provides a more natural security svstem in a paging svslcm. The logical address space is divided into pagcs, and the described mechanism cannot protect the program modules precisely. It either protects too little or too much. In the segmentation system, each segment is of specific length, and the way to protect segments by using access rights is more natural.

Regardless of the implemented virtual memory system, the drawback of the described security mechanism is that all users have the same access rights to common pages or segments, because the access rights are associated with the pages or the segments, and not witb the users.

Tliis problem caa be solved by using two-Ievel mapping scheme, as dcscribcd in Section 3.2, for the case of the $i432$ processor $[27]$. In this two-level mapping scheme, the access rights are stored independently of the segment (or page) descriptors, and are associated with the users, and not with the segments (or pagcs).

6. DISCUSSION AND CONCLUSION

We have discussed in this paper several issues related to memory management in advanced microprocessors. All tbese concepts are not new; they are known for vears from the operating system's theory and practice, however the approaches are somctimes modified, and implementation techniques may be diflerent, in com parison with the minicomputer and mainframc environments.

The processor architect must make several crucial decisions related to the processor architecture, vhich havc to support inemorv management and virtual memory. Tbe main decisions to be made are lisled in Figure 25.

The on-chip MMU versus off-chip MMU is one of the basic decisions which has to be made. Both concepts have advantages, as well as drawbacks. These have been.discussed in the paper. In addition, the on-chip MMU has an advantage over tbe ofl-chip MSfU whicb is related to cache memory design. An extemal MMU requires logical address caches to bypass the MMU delay, while the internal MMU imptements the phvsical address cache. Tbe logical address cacbe requires special address tag hardware, large operating system overhead on task switch, and flush cache when sharing data.

Thc issue related to virtual memory system: pagiog versus segmentation, is of crucial importance. Again, some microprocessors support paging, other processors support segmentation, while few microprocessors support both systems, in which case tbe mode is user selectable. Auybow, it seeras tbat tbe paging svstem bas advantages over the segmentation system, and almost all 32-bit microprocessors support it.

The next two questions are related to the implementation of the address translation mechanism: levels of mapping and use of an associative cache memory. Both multi-level mapping and a small associative cache memory signifieantly improve svstem performance, and thus thev should be built into an advanced microprocessor architecture. Practically, all 32-bit microprocessors have implemented these two concepts in their architecture.

Figure 25. A list of questions for the processor arehilect

Techniques to support the virtual memory system, especially the choice of the techniques to implement resume operation, after ao address fault is dctected and corrected, is also an important decision for the architect. The instruction restart method seems to be more efficient than the instruction continuation method, especially if the MMU is on the CFU chip. Then, due to pipelined nature of architectures in modern microprocessors, the address fault can be detected before a memory access. This significantly simplifies the restart of the faulted instruction.

Finally, the protection mechahism built io the architecturc (such as the ring system in the i286/i386 processors) provides a powerful tool for an operating system designer, and reduces software overhead. On the other hand, because the protection system is already defined in the architecture, there is no choice for the OS designer, but to implement the available mechanism, wbetber be (she) likes it or not.

The other approach, in which the processor provides some basic protection elements, but not the whole protection system (such as supervisor/user modes and access concepts in tbe MC08020), requires from the OS designer to create the pro tection system in software, thus increasing the software overhead. However, this approacb is more flexible.

We may conclude that the memory management architectures in current microprocessors are coming of age. However, one of the most challenging aspects of future processor design wi!l be to provide more elegant solutions to all tbese problems, as well as to enable a more complete integration of memory management and virtual memory support.

7. ACKNOWLEDGEMENT

The authors are thankful to Jeff Pridmore and Walt Helbig, of RCA, for their comments.

8. REFERENCES

- 1. Aho, A.V., Denning, P.J., and Ullman, J.D., "Principles of Optimal Page Replacement," *JACM,*.Vol. 18, No. 1, January 1971, pp. 80-03
- 2. Alpert, D., "Powerful 32-bit Micro Includes \5emory Management," *Computcr Design,* October 19S3, pp. 213-220.
- 3. Alpert, D., Carberyy, D., Vamamura, M., Chow, V., and Mak, P., "32-bit Proeessor Chip Integrates Major Svstem FuDctions," *Elcetronics,* Julv 14, 1083, pp. 113-119.
- 4. *"An Arehiteetural Conlrast: Tht M6S00O Microprocetaor Family and the* 8086/iAPX 286," Motorola Corp., November 1983.
- Andrews, R., "The 280,000 Processor Chip Integrates Major System Func-S. tions," Proceedings of the IEEE Mini/Micro Southeast, Orlando. Florida. Japuary 1984, pp. 5.2.1-5.2.7.
- Bal. S., et al. "The NS16000 Family Advances in Architecture and 6. Hardware." IEEE Computer. June 1982, pp. 58-67.
- Bevers. J.W., et al. "A 32-bit VLSI CPU Chip," IEEE Journal of Solid-State 7. Circuits. Vol. 18, October 1981, pp. 537-541.
- Chamberlin, D.D., Fuller, S.H., and Lin, L., "An Analysis of Page Allocation $8.$ Strategies for Virtual Memory Systems," IBM Journal of R&D, Vol. 17, 1973, pp. 404-412.
- Chu, W.W., and Opderbeck, H., "Program Behaviour and the Page-Fault- $9.$ Frequency Replacement Algorithm," IEEE Computer, November 1976, pp. 29-38.
- 10. Deitel, H.M., "An Introduction to Operating Systems." Addison-Wesley Publishing Company, 1984.
- 11. Denning, P.J., "Virtual Memory," ACM Computing Surveys, Vol. 2, No. 3, September 1970, pp. 153-189.

Denning, P.J., "Working Sets Past and Present," IEEE Transactions on Software Engineering, Vol. 6, No. 1, January 1980, pp. 64-84.

- 13. Denning, P.J., and Schwartz, S., "Properties of the Working-Set Model," Communications of the ACM, Vol. 15, No. 3, March 19872, pp. 191-198.
- 14. Dennis, J.B., "Segmentation and the Design of Multiprogrammed Computer Systems," JACM, Vol. 12, No. 4, October 1965, pp. 589-602.
- 15. Diodato, P.W., et al, "CAD Construction of a VLSI Memory Management Unit." Proceedings of the ICCAD, 1983.
- 16. Doran, R.W., "Virtual Memory," IEEE Computer, October 1976, pp. 27-37.
- 17. Goksel, A.K., et al, "A Memory Management Unit for a Second Generation Microprocessor," Proceedings of the Compcon, 1984.
- 18. Goksel, A.K., et al, "A VLSI Memory Management Chip: Design Considera-

tions and Experience." IEEE Journal on Solid-State Circuits. Vol. 19, No. 3. June 1984.

- 19. Gupta, A., and Toong, H.D., "An Architectural Comparison of 32-bit Microprocessors," IEEE Micro, Vol. 3, No. 1, February 1983, pp. 9-22.
- 20. Hansen, D.J., "Programming Motorola's 32-bit Microprocessor the 68010," Proceedings of the IEEE Mini/Micro Southeast, Orlando, Florida, January 1984. pp. 4.1.1-4.1.9.
- 21. Heller, P., "The Intel iAPX 286 Microprocessor," Proceedings of the Wescon. 1981, pp. 1.3.1-1.3.4.
- 22. Heller, P., Childs, R., and Slager, J., "Memory Protection Moves Onto 16-bit. Microprocessor Chip," Electronics, Vol. 55, Feb. 24, 1982, pp. 133-137.
- 23. Hirschberg, S.D., "A Class of Dynamic Memory Allocation Algorithms," Communications of the ACM, Vol. 16, No. 10, October 1973, pp. 815-618.
- 24. Hoeschene, H.A., et al, "A Second Generation 32-bit CMOS Microprocessor," Proceedings of the Compcon, 1984.
- 25. Hunter, C.B., and Farquhar, E., "Introduction to the NS16000 Architecture," IEEE Micro, April 1984, pp. 26-47.
- "IAPX 286 Operating Systems Writer's Guide," Intel Corporation, Santa $26.$ Clara, 1983.
- "Introduction to the iAPX 432 Architecture," Intel Corporation, Santa Clara, 27. 1931.
- "Introduction to the iAPX 286," Intel Corporation. Santa Clara, 1982. 28.
- 29. Kaminker, A., et al, "A 32-bit Microprocessor with Virtual Memory Support," IEEE Journal of Solid-State Circuits, October 1981, pp. 230-231.
- 30. Knowlton, K.C., "A Fast Storage Allocator," Communications of the ACM, Vol. 8, No. 10, October 1965, pp. 623-625.
- 31. Levy, H.M., and Lipman, P.H., "Virtual Memory Management in the VAX/VMS Operating System," IEEE Computer, March 1982, pp. 35-41.
- 32. Linden, T.A., "Operating System Structures to Support Securitv and Reliable Softuare," *ACM Computing Suneys,* Vol. 8, No. 4, Dec. 1976, pp. 410.
- 33. Look, H., "Virtual Memory for Zilog's 8-, 15-, and 32-bit Microprocessors," Proceedings of the IEEE Mini/Micro Southeast. Orlando, Florida, January 1084, paper 3.3.
- 34. MacGregor, D., "Hardware and Software Strategies for the MC68020," *EDN*, June 20, 1985, pp. 89-98.
- 35. MacGregor,- D., Mothersole, D., and Mover, B.. "The Motorola MC68020," *IEEE Micro,* August 1084, pp. 101-118.
- MacGregor, D., and Mothersole, D.S., "Virtual Memory and the MC68010," *IEEE Micro,* June 1983, pp. 24-38.
- 37. Martin, G., "Virtual Memory Management Expands Microprocessors," Com*puter Deaign,* June 1983, pp. 169-178.
- 38. Mateosian, R., "Elegance is Everything in NS 16000 Memory Management," *Proecedings of the IEEE Mini/Micro Sovthcast,* Orlando, Florida, January 19S4, paper 3.2.
- 39. Mateosian, R., "Operating System Support tbe Z8000 \Vay," *Compuler Disign,\lay* 1982, pp. 255-261.
- 40. Mazor, S., \Vharton, S., "Compact Code iAPX 432 Addrcssing Techniques," *Computer Design,* Mav 1982, pp. 249-253.
- •4li Mazor, S., Wharton, S., "Promote User Privacv Through Secure Memory Areas," *Compvtcr Dcsign,* October 1982, pp.' 89-92.
- 42. *"MC680S0 SS-bit Microprocetsor Uter'e Manual,'* Prentice-Hall, 1984.
- 43. Mvers, G.J., *"Advancee in Compuler Architcctvrc,"* John Wilcy & Sons, **1978. •**
- 44. Philips, D., "Memory-Management Strategies Suit Diffarent Application Areas," *EDN,* September 1984, pp. 135-143.
- 45. Peterson, J.L., Theodore, N., "Buddy Systems,* *Communications* o/ *tkt ACM, June 1977, Vol. 20, No. 6, pp. 421-431.*
- 46. Pohn, A.V., and Smay, T.A., "Computer Memorv Systems,* *IEEE Computer,* Oetober 1981, pp. 93-110.
- 47. Pollack, F. J., et al, "Supporting ADA, Memory Management in the IAPX-432," *ACM* 1982, pp. 117-130.
- 48. Purdom, P.W., and Stigler, S.M., "Statistical Properties of the Buddy Svstem," *Jovrnal of the ACM,* Vol. 17, No. 4, October 1970, pp. 6S3-697.
- 49. Saltzer, J.H., and Schroeder, M., "Tbe Protectio: of Information in Computer Svstems," *Proccedings of the IEEE,* Vol. 63, No. 0, September 1975, pp. 1278.
- 50. Skoog, S.K., ".\!emory Management with the NCR/32 Scipset," *Proetedings of thc IEEE Mini/MicTO Southeatt,* Orlando, Floriia, January 19S4, paper **3.1. • •**
- 51. Stockton, J.F., "A Virtual Breakthrough for Micros, Computer Design, pp. 153-162.
- 52. Stockton, J.F., "The M68451 Memony Management Unit," Electronic *Engineering,* Vol. 54, Mav 1982, pp. 54-73.
- 53. Timms, B., "ZSO.OOO Mainframe Resources Optirnize' tbe Soflware Environment," *Proceedinga of tht IEEE, Mini/Micro Southtast,* Orlando, Florida, January 1984, pp. 4.4.1-4.4.13.
- 54. *"Touch the Futvre,"* Intel Design Seminar, Miami, Florida, 1985.
- 55. Turker, R., and Levy, H., "Segmented FIFO Page Replacement," *Proceed*ings of the ACM Conference on Measurement and Modeling of Computer Sys*tems,* Las Vegas, Ncvada, Scptember 19S1, pp. 4S-51.
- 56. Walters, S., "Memory Management Made Easy with the 28000," Proceedings *ofthe \Veseon,* 1981, p;.. 9.3.1-9.3.9.

9. ABOUT THE AUTHORS

Dr. B. P. Furht is on the faculty of thc Dcpartment of Eloctrical and Computer Engineering. University of Miami, Coral Gables, Florida. He has published over 60 technica! papers, and 2 books. Hc is tbe autbor *ot Microprocessor Interfaeing and Communication* (Rcston 19S5), and coeditor pf tbe *Tvtoria!* ©n *Advanced Topics* tn *Computer Archilecture* (IEEE Press, 1085). His current research activities include high-level language computer architectures, multiprocessor systems, and architectures for virtual memory management. He presented over 30 invited leetures in Europe, North, and Latin America on various topics related to computer architecture. He has been involved in consulting activities for a number of companies such as NASA, RCA, Cordis, Honeywell, and others. He is a member of the IEEE, and a chief editor of the International Journal of Mini and Microcornputers.

Dr. V. M. Milutinovic is on the faculty of the School of Electrical Engineering, Purdue University. He bas published over 60 technical papers, 2 original books, and 4 edited books. His research papers have been published in IEEE Transactions, IEE Proceedings, IEEE Computer, and other refereed journals. One of his books has been republished (in various forms) in several languages. He is the editor of the IEEE Press Tutorial on Advanced Microprocessors and High-Level *Language Computcr Arehitccturc,* and (hc coeditor of ibe IEEE Press *Tulorial on* Adranced Topics in Computer Architecture. He is the editor and the contributing author for two multiauthor books on computer architecture. His pioneering paper on GaAs computer architecture for VLSI has been scheduled to appear in the September issue of IEEE Computer. He presented over 40 invited Icctures in Europe, North, and Latin America. His current interests include VLSI computer architecture for GaAs, high-level language computer architecture, and microprocessor systems for AI. His current research support is equal to about \$250k per year, predominantly in the area of VLSI computer architecture for GaAs. He has consulted for a number of high-tech companies, including Intel, Honeywell, NASA, RCA, and others. He is currently involved in the industrial implementation of a 32-bit VLSI microprocessor in the GaAs technology, with responsibilities in the microarchitecture domain. He is a member of the IEEE, and is on the EUROMI-CRO Board of Dirertors.