A methodology for optimum delay, skew, and power performances in an FPGA clock network - Sulaiman, Mohd Shahiman (Informacije MIDEM, 2006)
Keywords: CMOS; FPGA; integrirana vezja; načrtovanje