EFFICIENCY OF MULTIPLE BUS STRUCTURE

I. Rozman, M. Colnarič. B. Stiglic^x TEHNIŠKA FAKULTETA MARIBOR **E ISKRA AVTOMATIKA LJUBLJANA**

UDK: 681.3.02

ABSTRACT - Analysis of efficiency two or more buses linked withabus linker is shown in this article. A queueing theory is used, Analysis exactly valid only for exponential distributions for both λ and μ . It is shown

TNTRODUCTION

Analysis of efficiency of multicomputer architectures with a common bus is well know in literature $/1/$, $/2/$, $/3/$, $/4/$. A model of these architectures is derived. An anlytical treatment of this model is based on a queueing theory or better on already derived equations for mean time exsistence in the system which is described by the queue M/G/1/N. With the aid of introduced approximations is shown that results obtained without major tolerance are valid also in cases where distributions are unexponential i. e. in such cases which can be treated by a queue. For this queue an exact mathematical solution is not known. This statement is also valid for the calculation of throughput /but not for the mean bus response time $W_{\text{N}}/$ in the cases where the arbiter is not FCFS. But in all these cases, individual processors which are connected on a common bus perform a statistically equal work. In literature /3/ is shown the approximation which transforms a model with a statistically unequal work into a model with a statistically equal work.

The problem of conneting two or more buses where computers are connected to each bus still remains an open question. The most important problem is how the linking of two buses influences the mean bus responce time in comparision with the arhitecture which consists of one bus and of the same number of computers that are connected to two buses.

DESCRIPTION OF ARCHITECTURE

The linking of two buses to each other is made for the following reasons:

- the increase of the throughput of the whole architecture is greater if we add one more

bus with connected computers;

- the realization price for a bus linker is low in coparison with the price of the whole svatem:
- the fault tolerance is existing.

Picture 1: Two-Bus-Linking

Bus linker is an active interface which enables two-direction communication between two buses. In its inherent structure, it must contain a memory with enough capacity. Into this memory computers write messages for the computers which are located on the other bus. A too

amall memory cauaes an inorease oi the reaponse time beacuse the messages have to wait to obtaln bus and alao have to wait that the memory is empty. Therefore it is convenient that the memory is great enough for a two-side tranamiaaion in order to permit the tranamiasion of all oomputers from one bua to the computers in the other bus in the same moment. The bus linker also packs messages into a block. Then the bus linker obtains another bus, it permita the transmisaion of all existing meaaagea in the block to the eomputera to which the messages are addressed.

THE MODEL

Searohing for the auitable model the following auppoaltiona are made:

- bua linker aota undependently 'for each direrection of transmission;
- the time which is necessary for the transmiaaion of meaaage through the bua linker ia ahort in oomparlaaon with the bua occupation time. Therefore it can be neglected:
- $-$ the arbiter at each bus is FCFS:
- the bus linker acts in the sense of bus oocupation always then when the message entera ita empty memory. In caaea there are still messages in the memory (the bus linker is waiting for bus occupations), the new measage is loaded into the memory.

On the basis of the above mentioned suppositions and the queueing theory the model is formed.

Picture 2(a): The model for transmission of mea8agea in the following directions: bus $1 -$ bus 2

Ploture 2(b): The model for transmisaion of measage8 ln the oppoaite direotlon

In the model ahown on picture 2 the bua linker ia devided into two parta - aeparately for each direction. The influence of one bus upon the other is expressed by the source which generates the bus occupations λ BL1 or λ BL2 according to the direction of transmission. λ_{11} Λ_{1n} are processors which generate bua oooupationa for bua 1 with the mean tlme between bus occupations $\frac{1}{\sqrt{2}}$. U. presents a bus with the mean bus occupation time $\frac{1}{\mu}$. The same impretertation is valid also for bus 2.

TIIE ANALYSIS

In the analysis of the model only exponential diatributiona are taken into account for both λ and μ . Other distributions cannot be taken into account ezactly. In auch caaes some approximation methods should be applied. The exponential diatribution leada to the aolution of the quene Mi/Mi/1/N.

The mean time of retardance in the system is aolved by Perdinand /5/,/6/.

$$
u_i \circ \frac{\lambda_i}{u_i}
$$
\n
$$
Z_N \circ \sum_{d_1, \ldots, d_i \ldots, d_n} \left(\sum_{k=1}^N \frac{1 - d_k}{k} \right) \cdot \prod_{k=1}^N \mu_k
$$
\n
$$
d_k = \begin{cases}\n1, & \text{request from source } k \\
& \text{waiting for or being} \\
& \text{sevriced} \\
0, & \text{request source } k \text{ is in} \\
& \text{operational state}\n\end{cases} (1)
$$
\n(1)

$$
W_{i} = \frac{1}{\mu_{i}} + (1 - \frac{U_{N}}{L_{q}}), \sum_{k=0}^{N} \frac{1}{\mu_{k}} \cdot u_{k} - \frac{d}{du_{k}} \ln Z_{N}
$$

\n
$$
U_{N} = 1 - \frac{1}{Z_{N}}
$$

\n
$$
L_{q} = \sum_{i=1}^{N} u_{i} \cdot \frac{d}{du_{i}} \ln Z_{N}
$$

\n(4)

The calculation Wi according to the equation (4) is difficult. When the value N is high, the calculation of z_{N} is not simple. In the calculation Wi the derivation $1_n Z_N$ is necessary to be calculated which additionaly complicates the whole procedure.

Ferdinand /5/, /6/ presents the efficiency of
each element $U_N^{(1)}$ as a probability that ith element is not waiting for or being serviced:

$$
v_N^{(1)} = z_{N-1}^{(1)}/z_N^{(1)} = z_{N-1}^{(1)} = (z_N)_{u_1 = 0} \tag{5}
$$

 $U_{\rm w}^{(1)}$ can be expressed with the following expression:

$$
U_N^{(1)} = \frac{\frac{1}{\lambda_1}}{\frac{1}{\lambda_1} + w_1}
$$
 (6)

from which the mean bus responce time Wi for the element i can be derived (7).

$$
w_{i} = \frac{\frac{1}{\lambda_{i}}(1 - U_{N}^{(i)})}{U_{N}^{(i)}}
$$
 (7)

If we wont to calculate the throughput of the whole architecture according to the equation $(8),$

$$
T_p = \sum_{i=1}^{N} \frac{1}{w_i + \frac{1}{\lambda_i}}
$$
 (8)

the correct result will not be obtained. The equation (8) is valid only in such cases in which each task obtains the bus. In our case a part of tasks is concluded on the level of one bus. The equation (8) involves only those tasks which occupy another bus but does not include the local ones.

THE NUMERICAL RESULTS

In the presentation of a numerical calculation two examples are shown (picture 3). They clearly present all features which are typical for a link with two buses. In the first example two computers are connected to each bus. In the second example four computers are connected to each bus.

The parameters u_1 , i = 1 ... 4 are equal in the first example.

The parameters u_1 , $i = 1$... 8 in the second

example are equal, too.

Picture 3: Wr vs. $\%$ λ

Wr is normative value of the mean bus responce time of the bus:

$$
W_{\mathbf{r}} = \mu \cdot W_{\mathbf{i}} \tag{9}
$$

 $\overline{\wedge}$ presents the mean arrival of demands in one bus:

$$
\overline{\lambda} * \lambda_{(N-L)}
$$
 (10)

In the equation (10), L stands for the mean time of retardance in the system for the queue M/M/1/N. This parameter can be simply calculated.

From the picture 3 we can see that the increase of traffic through the bus linker approximately parabolically prolongs Wi. The parabolicity becomes more sharp with the saturation.

If we compare Wi for one processor in the twobus architecture with that in one bus architecture with that in one bus architecture, un-

56

der the same conditions, we notice that Wi is always smaller in the two-bus architecture. In the first case, in the two bus architecture, when u_j , i = 1 ... 4 = 0,1, λ = 0,1 is w_r = 1,090 while $\pi_{\mathbf{r}} = 1$,320 in one bus arhitecture.

In the second case we can notice a similar difference in favour of two-bus architecture. This difference becomes more stressed in higher density of traffic (higher u_1). This difference is caused by the packing of messages into a block.

CONCLUSION

From the results obtained we can conclude that the link of two or more buses is especially effective in such cases where one bus becomes saturated. Also the price for the bus linker is not so high that it cannot justify the re alization of the linker. The price is approximately 5 % of the price of the whole architecture. When we deal with a very highly coupled system, one bus can be devided into several buses which are connected by bus linkers. This leads to the so called cluster architecture.

REFERENCES

- /1/ Rozman, I., Colnarič, M.: Model multiprocesorske/multiračunalniške arhitekture s skupnim vodilom, Jugoslovensko savetovanje o mikroprocesorskim sistemima MIPRO 83, Rijeka 1983, str. 2.109-2.111.
- /2/ Colnarič, M., Rozman, I.: Simulacija multiprocesorskega računalnika s skupnim vodilom, Jugoslovensko savetovanje o mikroprocesorskim sistemima MIPRO 83, Rijeka 1983, str. 2.32-2.38.
- /3/ Rozman, I., Colnarič, M., Bonačič, D.: Analiza učinkovitosti arhitekture s skupnim vodilom pri statično neenakem zasedanju vodila, Jugoslovensko savetovanje o mikroprocesorskim sistemima MIPRO 84, Rijeka 1984, str. 3.80-3.84.
- /4/ Rozman, I., Colnarič, M.: Modeliranje MP/MC arhitektur s skupnim vodilom, Jugoslovanski mednarodni simpozij za računalniško tehnologijo in probleme informatike, Informatica 83, Ljubljana 1983, str. 14-18.
- /5/ Ferdinand. A.E.: A Statistical Mechanical Approach to Systems Analysis, IBM J. Res. Develop. Sept. 1970, pp 539-547.
- /6/ Ferdinand, A.E.: An Analysis of the Machine Interference Model, IEM Sistem J., No 2, 1971, pp 192-202.