



# EMBEDDED SYSTEM: LABORATORY EXERCISES

Založba FE

# JANEZ PUHAN

# UNIVERSITY OF LJUBLJANA FACULTY OF ELECTRICAL ENGINEERING

# Embedded systems: Laboratory exercises

Janez Puhan

Ljubljana, 2019

Kataložni zapis o publikaciji (CIP) pripravili v Narodni in univerzitetni knjižnici v Ljubljani

COBISS.SI-ID=299479040

ISBN 978-961-243-380-2 (pdf)

URL: http://fides.fe.uni-lj.si/~janezp/embedded\_systems\_laboratory\_exercises.pdf

Založnik: Založba FE, Ljubljana Izdajatelj: Fakuleta za elektrotehniko, Ljubljana Urednik: prof. dr. Sašo Tomažič 1. elektronska izdaja

# Contents

Pı	reface	v
1	Installing IDE	1
<b>2</b>	Simple electronic lock	13
3	Watchdog timer	19
4	UART	23
5	μC initialization	29
6	Timer	37
7	LCD driver	47
8	ADC and DACC	51
9	Ramp application	59
Bi	bliography	65

# Preface

The laboratory exercises described in this script are part of the Embedded systems course. The course is held in the fifth semester of the 1<sup>st</sup> Cycle Professional Study Programme in Applied Electrical Engineering, study programme option Electronics, at the Faculty of electrical engineering of the University of Ljubljana, Slovenia. The students are introduced into embedded system programming through nine laboratory exercises. A  $\mu$ C<sup>1</sup> system with ARM<sup>2</sup> Cortex based processor core is used. The Arduino Due board with Olimex ARM-USB-OCD-H<sup>4</sup> JTAG<sup>5</sup> interface serves as a hardware platform. The Eclipse IDE<sup>6</sup> for C/C++ Developers is used as a graphical interface to the GNU<sup>7</sup> tools (i.e., compiler, linker, debugger, etc.). The environment is installed on a PC<sup>8</sup> with installed Linux operating system. A solid knowledge of the C programming language is a required prerequisite.

 $<sup>^1\</sup>mu C$  ... Micro-Controller

<sup>&</sup>lt;sup>2</sup>ARM ... Advanced RISC<sup>3</sup> Machines

 $<sup>^3\</sup>mathrm{RISC}$  ... Reduced Instruction Set Computer

 $<sup>^4\</sup>mathrm{ARM}\text{-}\mathrm{USB}\text{-}\mathrm{OCD}\text{-}\mathrm{H}...$  ARM -  $\mathrm{USB}^5$  - On-Chip Debugger - High speed

<sup>&</sup>lt;sup>5</sup>USB... Universal Serial Bus

 $<sup>^6\</sup>mathrm{JTAG}$  ... Joint Test Action Group

<sup>&</sup>lt;sup>7</sup>IDE ... Integrated Development Environment

<sup>&</sup>lt;sup>8</sup>GNU ... GNU's Not Unix

<sup>&</sup>lt;sup>9</sup>PC ... Personal computer

## Exercise 1

# Installing IDE

Prepare a working environment to program the Arduino Due board through the Olimex ARM-USB-OCD-H interface on a Linux pre-installed  $PC^1$ . Use Eclipse IDE for C/C++ Developers as a graphical interface, GCC<sup>2</sup> as ARM cross-compiler, and OpenOCD for communication with the ARM-USB-OCD-H interface. Find the required software on the Internet. Create and cross-compile a template project with an empty main() function. Use ASF<sup>3</sup> code for  $\mu$ C initialization from reset to the start of the main() function. Upload the cross-compiled project to the Arduino Due board.

#### Explanation

#### Installing the environment

The Eclipse is a platform consisting of several components used to develop applications in various programming languages. Since our code will be in the C programming language the component Eclipse IDE for C/C++ Developers needs to be installed. The Eclipse IDE for C/C++ Developers tarball can be downloaded from the Eclipse website [1]. Open a terminal window and extract the files in tarball. To open the terminal window, go to the *Applications* in the menu bar, select *Accessories*, and run the *Terminal* program. A terminal window with the user home directory as the current working directory is opened. To extract the tarball (i.e., the eclipse-cpp-kepler-SR2-linux-gtk-x86\_64.tar.gz file), use tar command.

```
user@host:~$
```

tar xvfz eclipse-cpp-kepler-SR2-linux-gtk-x86\_64.tar.gz

The Eclipse requires a Java  $VM^4$  to run. Installing the Java  $SE^5$  Development Kit solves that. The JDK<sup>6</sup> tarball can be downloaded from the Oracle website [2]. Change into the eclipse directory created at the previous tarball extraction and extract the JDK tarball there.

```
user@host:~$ cd eclipse
user@host:~/eclipse$ tar xvfz jdk-8u45-linux-x64.tar.gz
```

 $<sup>^1\</sup>mathrm{The}$  Wheezy release of the Debian Linux distribution

<sup>&</sup>lt;sup>2</sup>GCC ... GNU Compiler Collection

<sup>&</sup>lt;sup>3</sup>ASF ... Atmel Software Framework

 $<sup>^4\</sup>mathrm{VM}$  ... Virtual Machine

<sup>&</sup>lt;sup>5</sup>SE ... Standard Edition

<sup>&</sup>lt;sup>6</sup>JDK ... Java Development Kit

To ensure that the Eclipse will run on the installed JVM<sup>7</sup>, it has to be specified in eclipse.ini file. The file can be edited with an arbitrary text editor (i.e., vi, nano, gedit, etc.). Add the following lines before the VM arguments line (i.e., before the -vmargs line) in eclipse.ini.

-vm /home/user/eclipse/jdk1.8.0\_45/bin/java

The Eclipse will serve as a graphical interface to the GNU tools (i.e., compiler, linker, debugger, etc.). The GNU tools (i.e., GCC) for ARM embedded processors will be used. GCC [3] is a collection of compilers supporting various programming languages and targeting various platforms (i.e.,  $\mu$ Cs or  $\mu$ Ps<sup>8</sup>). In our case, the GCC ARM cross-compiler is required. The source code will be cross-compiled on a PC building an executable for an ARM Cortex processor. The GCC for ARM embedded processors tarball can be downloaded from the GCC ARM Embedded project on the Launchpad website [4]. Extract the tarball (i.e., the gcc-arm-none-eabi-4\_9-2015q1-20150306-linux.tar.bz2 file) into the eclipse directory.

# user@host:~/eclipse\$ tar xvjf gcc-arm-none-eabi-4\_9-2015q1-20150306-linux.tar.bz2

To communicate with the Olimex ARM-USB-OCD-H interface [5], the OCD software is required. The OCD (i.e., OpenOCD) provides programming and debugging of the target embedded system (i.e.,  $\mu$ C on the Arduino Due board). To do so, a debug interface (i.e., the Olimex ARM-USB-OCD-H) is needed to produce the required electric signals (i.e., JTAG). In our case, the Eclipse will communicate with the ARM-USB-OCD-H interface. Thus the GNU ARM Eclipse OpenOCD distribution of the OpenOCD project [6] will be installed. The tarball can be downloaded from the GNU ARM Eclipse Plug-ins project on the Sourceforge website [7]. Extract the tarball (i.e., the gnuarmeclipse-openocd-de bian64-0.8.0-201503201909.tgz file) into the eclipse directory.

```
user@host:~/eclipse$
tar xvfz gnuarmeclipse-openocd-debian64-0.8.0-201503201909.tgz
```

The OpenOCD software needs to be properly configured to use the selected debug interface (i.e., the Olimex ARM-USB-OCD-H) talking to the selected target embedded system (i.e., the Atmel AT91SAM3X8E  $\mu$ C [8] on the Arduino Due board [9]). Create the following openocd.cfg configuration file in openocd/0.8.0-201503201909/scripts subdirectory of the eclipse directory.

```
source [find interface/ftdi/olimex-arm-usb-ocd-h.cfg]
source [find target/at91sam3ax_8x.cfg]
$_TARGETNAME configure -event gdb-attach {
    echo "Halting target"
    halt
}
```

The Olimex ARM-USB-OCD-H interface and the AT91SAM3X8E Arduino Due  $\mu$ C are specified in openocd.cfg. Also halting of the target processor is performed

<sup>&</sup>lt;sup>7</sup>JVM ... Java Virtual Machine

 $<sup>{}^{8}\</sup>mu P$  ... MicroProcessor

on the  $GDB^9$  attach event<sup>10</sup>. Use chmod command to set openocd.cfg permissions to read/write for the owner and read for everyone else.

```
user@host:~/eclipse$
chmod 644 openocd/0.8.0-201503201909/scripts/openocd.cfg
```

OpenOCD software needs the lib32ncurses5 package to be installed. Also the libcanberra-gtk-module is required by Eclipse. To install both packages, root user permissions are required.

```
root@host:~# apt-get update
root@host:~# apt-get install lib32ncurses5
root@host:~# apt-get install libcanberra-gtk-module
```

The Olimex ARM-USB-OCD-H interface is identified by the *udev* daemon when plugged in. The *udev* identifies a new device and creates its name according to the rules in /etc/udev/rules.d directory. The 99-openocd.rules file contains rules for various interfaces (including the ARM-USB-OCD-H) the OpenOCD can work with. It has to be copied into the /etc/udev/rules.d directory. The rules has to be reloaded to take effect. The root user permissions are required.

```
root@host:~# cp /home/user/eclipse/openocd/0.8.0-201503201909/con
trib/99-openocd.rules /etc/udev/rules.d
root@host:~# udevadm control --reload-rules
```

To use the Olimex ARM-USB-OCD-H interface, the user has to be a member of the plugdev group.

root@host:~# usermod -a -G plugdev user

It is time to run the freshly installed Eclipse for the first time.

```
user@host:~/eclipse$ ./eclipse
```

To make the Eclipse environment work with the Olimex ARM-USB-OCD-H OpenOCD interface and AT91SAM3X8E  $\mu$ C, the Eclipse extensions for GNU tools for ARM embedded processors have to be installed. These extensions are provided by the GNU ARM plug-ins. Since debugging sessions are powered by the GDB, the C/C++ GDB Hardware Debugging plug-in is a prerequisite. It is a part of the CDT<sup>11</sup> plug-ins. The CDT zip file (i.e., the cdt-master-8.3.0.zip file) can be downloaded from the Eclipse website [1]. To install the C/C++ GDB Hardware Debugging plug-in into the Eclipse, select the Install New Software... menu item from the Help menu in menu bar. The Install dialog box opens. Press the Add... button to add a new software repository. In Add Repository dialog box shown in Fig. 1.1 specify the CDT repository, i.e., Name: CDT, Location: absolute path to the cdt-master-8.3.0.zip file.

After the repository is specified, the *Install* dialog box regains the focus. Select the C/C++ GDB Hardware Debugging plug-in from the CDT Optional Features list as shown in Fig. 1.2. Press the *Next* > button and follow the installation procedure.

<sup>&</sup>lt;sup>9</sup>GDB ... GNU debugger

<sup>&</sup>lt;sup>10</sup>Occurs when the GDB connects to the target (i.e., at the beginning of the debug session).  $^{11}$ CDT ... C/C++ Development Tooling

	Add Repos	itory	
Name:	CDT		Local
Location:	jar:file:/home/user/eclipse/cdt-ma	aster-8.3.0.zip!/	Archive
?		Cancel	ок

Figure 1.1: The Add Repository dialog box

Name	Version
CDT Main Features	
▽ 🖃 💷 CDT Optional Features	
🗆 🖗 C/C++ Autotools support Source	8.3.0.201402142303
🗌 🖗 C/C++ Berkeley UPC (Unified Parallel C) Toolchain Support	8.3.0.201402142303
🗆 🖗 C/C++ C99 LR Parser	8.3.0.201402142303
🗌 🆗 C/C++ C99 LR Parser SDK	8.3.0.201402142303
🗌 🖗 C/C++ Debugger Services Framework (DSF) Examples	8.3.0.201402142303
🗹 ᠹ C/C++ GDB Hardware Debugging	8.3.0.201402142303
🗌 🖗 C/C++ IBM XLC Compiler Support	8.3.0.201402142303
🗌 🖗 C/C++ IBM XLC Compiler Support SDK	8.3.0.201402142303

Figure 1.2: Select C/C++ GDB Hardware Debugging plug-in in the Install dialog box

Install the GNU ARM plug-ins in the same manner. The zip file (i.e., the ilg.gnuarmeclipse.repository-2.8.1-201504061754.zip file) can be downloaded from the GNU ARM Eclipse Plug-ins project on the Sourceforge website [7]. This time specify the repository as *Name:* GNU ARM Eclipse Plug-ins, and *Location:* absolute path to the ilg.gnuarmeclipse.repository-2.8.1-20150406175 4.zip file. In the *Install* dialog box select the entire package of the GNU ARM C/C++ Cross Development Tools plug-ins.

Finally, a path to the OpenOCD binary directory has to be configured in the Eclipse environment. To do so, select the *Preferences* menu item from the *Window* menu in menu bar. The *Preferences* dialog box opens. Select the *String Substitution* item from *Run/Debug* as shown in Fig. 1.3. Select the *openocd\_path* variable and press the *Edit...* button. In the *Edit Variable: openocd\_path* dialog box specify the absolute path to the OpenOCD binary directory, i.e., absolute path to the openocd/0.8.0-201503201909/bin directory.

type filter text 🔏	String Substit	ution		¢	• • • •	
▼ Run/Debug	Create and conf	ïgure string subst	titution variabl	les.		
Console	Variable	Value	Description	Contributed By	New	
External Tools	jlink_gdbserver	JLinkGDBServer	Name of the Path to J-Lir	ilg.gnuarmeclips	Edit	
Perspectives =	openocd_exect	openocd		Edit Variable	e: openocd_path	
String Substitution	openocd_path	undefined_path	Value:	locd/0.8.0-2015	03201909/bin	Browse
View Management View Performance			Description:	Path to OpenO (	D installation fol	.der
?				[	Cancel	ок

Figure 1.3: Specifying absolute path to the OpenOCD binary directory At this point, a working environment consisting of the Eclipse with the required



plug-ins, the GNU tools and the OpenOCD software is installed as shown in Fig. 1.4.

Figure 1.4: Working environment

A few handy settings of the Eclipse environment follow to ease the usage of the created working environment. The settings are optional.

Window | Preferences  $\rightarrow$  Preferences dialog box  $\rightarrow$  General | Editors | Text Editors  $\rightarrow$  enable Show print margin and Show line numbers  $\rightarrow$  press the Apply button

 $\label{eq:window} Window \mid Preferences \rightarrow Preferences \mbox{ dialog box} \rightarrow General \mid Workspace \rightarrow \mbox{ disable } Build \mbox{ automatically and enable } Save \mbox{ automatically before build} \rightarrow \mbox{ press the } Apply \mbox{ button}$ 

Window | Preferences  $\rightarrow$  Preferences dialog box  $\rightarrow C/C++$  | Build | Console  $\rightarrow$  enable Bring console to top when building (if present) and Wrap lines on the console, set Limit console output (number of lines) to 5000  $\rightarrow$  press the Apply button

Window | Preferences  $\rightarrow$  Preferences dialog box  $\rightarrow$  C/C++ | Code Analysis  $\rightarrow$  disable all problems  $\rightarrow$  press the Apply button

Window | Preferences  $\rightarrow$  Preferences dialog box  $\rightarrow$  C/C++ | Code Style | Formatter  $\rightarrow$  set Active profile to GNU [built-in]  $\rightarrow$  press the Apply button

Window | Preferences  $\rightarrow$  Preferences dialog box  $\rightarrow C/C++$  | Editor  $\rightarrow$  in the Documentation tool comments section, set Workspace default to Doxygen  $\rightarrow$  press the Apply button

Window | Preferences  $\rightarrow$  Preferences dialog box  $\rightarrow C/C++$  | Editor | Folding  $\rightarrow$  in the Initially fold this region types section, disable Header Comments  $\rightarrow$  press the Apply button

Window | Preferences  $\rightarrow$  Preferences dialog box  $\rightarrow C/C++$  | Indexer  $\rightarrow$  in the Build configuration for the indexer section, select Use active build configuration  $\rightarrow$  press the Apply button

Window | Preferences  $\rightarrow$  Preferences dialog box  $\rightarrow$  Run/Debug | Launching  $\rightarrow$  in the Launch Operation section, enable Always launch the previously launched application  $\rightarrow$  press the Apply button

#### Selecting an appropriate $\mu C$ boot mode

The Atmel AT91SAM3X8E  $\mu$ C on the Arduino Due board has three non-volatile memory blocks that can retain their contents when not powered. Those are ROM<sup>12</sup> (16kB) starting at the 0x00000000 address, the first Flash memory bank (256kB) starting at 0x00080000, and the second Flash memory bank (256kB) starting at 0x000c0000. The reset vector<sup>13</sup> of the  $\mu$ C can reside in any of them. The location of the reset vector is selected by the GPNVM<sup>14</sup> bits (see Tab. 1.1) [8].

GPNVM bit	if bit value $= 0$	if bit value $= 1$
0 (security bit)	Flash access enabled	Flash access disabled
1 (boot mode selection)	reset vector in ROM	reset vector in Flash
$2 \text{ (flash selection)}^*$	reset vector in Flash0	reset vector in Flash1
	<sup>*</sup> used or	hly when GPNVM bit $1 = 1$

#### Table 1.1: GPNVM bits

Any kind of outside access to Flash is disabled when the GPNVM bit0 is set. Therefore, the code in the Flash is protected and cannot be read by the third party. The protected code can only be deleted by tying the *Erase* pin to high voltage level for at least 220ms (i.e., pressing the *ERASE* button on the Arduino Due board for 220ms [9]). The GPNVM bits are also erased by this procedure. Thus, the access to fresh empty Flash is enabled. Of course, the GPNVM bit0 must not be set during the code development.

The GPNVM bit1 selects the location of the reset vector. When ROM is selected, the SAM-BA<sup>15</sup> program hard-coded there is started. It programs<sup>16</sup> the on-chip Flash memory via the UART<sup>17</sup> or USB. On the other hand, when the Flash is selected, the reset vector is read from the first or the second Flash bank regarding the GPNVM bit2. Since the GDB will be used for uploading the code into the on-chip Flash, the GPNVM bit1 must be set. SAM-BA will not be used.

The code can be compiled for either the first, or the second Flash bank. The bank is selected in the linker script provided by the ASF. Since the ASF uses the first Flash bank (i.e., Flash0), the GPNVM bit2 must not be set.

The default value of the GPNVM bits is zero (i.e., when the *ERASE* button is pressed). To get the desired values (i.e., GPNVM bits = 0b010), the GPNVM bits have to be set with the OpenOCD. Plug in the Olimex USB-ARM-OCD-H debug interface with the Arduino Due board connected over the JTAG. Open two terminal windows (*Applications*  $\rightarrow$  *Accessories*  $\rightarrow$  *Terminal*). In the first terminal start the OpenOCD debugger.

user@host:~/eclipse/openocd/0.8.0-201503201909/bin\$ ./openocd

<sup>&</sup>lt;sup>12</sup>ROM ... Read-Only Memory

 $<sup>^{13}\</sup>text{Reset}$  vector is loaded into the program counter register at power-up. It defines the  $\mu\text{C}$  starting address.

 $<sup>^{14}\</sup>mathrm{GPNVM}$ ... General Purpose Non-Volatile Memory

 $<sup>^{15}\</sup>mathrm{SAM}\text{-}\mathrm{BA}$  ... Smart ARM MCU^{18} - Boot Assistant

 $<sup>^{16}\</sup>mathrm{SAM}\text{-}\mathrm{BA}$  starts the FFPI  $^{19}$  to program the on-chip Flash.

 $<sup>^{17}\</sup>mathrm{UART}$ ... Universal Asynchronous Receiver/Transmitter

 $<sup>^{18}</sup>MCU \dots \mu C Unit$ 

<sup>&</sup>lt;sup>19</sup>FFPI ... Fast Flash Programming Interface

GNU ARM Eclipse 64-bit Open On-Chip Debugger 0.8.0-00063-gbda7f5c (2015-01-01-00:00) Licensed under GNU GPL v2 For bug reports, read http://openocd.sourceforge.net/doc/doxygen/bugs.html Info : only one transport option; autoselect 'jtag' adapter speed: 500 kHz adapter\_nsrst\_delay: 100 jtag\_ntrst\_delay: 100 cortex\_m reset\_config sysresetreq adapter speed: 500 kHz Info : clock speed 500 kHz Info : JTAG tap: sam3.cpu tap/device found: 0x4ba00477 (mfg: 0x23b, part: 0xba00, ver: 0x4) Info : sam3.cpu: hardware has 6 breakpoints, 4 watchpoints

Connect to the OpenOCD debugger via telnet in the second terminal. Use localhost 4444 port. The GPNVM bits can be set and viewed with the at91sam3 OpenOCD command [6].

```
user@host:~$ telnet localhost 4444
Trying ::1...
Trying 127.0.0.1...
Connected to localhost.
Escape character is '^]'.
Open On-Chip Debugger
> reset init
JTAG tap: sam3.cpu tap/device found: 0x4ba00477
                                (mfg: 0x23b, part: 0xba00, ver: 0x4)
target state: halted
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0010004c msp: 0x20001000
> at91sam3 gpnvm clr 0
> at91sam3 gpnvm set 1
> at91sam3 gpnvm clr 2
> at91sam3 gpnvm
sam3-gpnvm0: 0
sam3-gpnvm1: 1
sam3-gpnvm2: 0
> exit
Connection closed by foreign host.
```

#### Creating a template project

To create an empty template project in the Eclipse environment, select the *Project...* submenu item from the *File* | *New* menu. In the *New Project* dialog box shown in Fig. 1.5 select the C/C++ | *C Project*. In the next, *C Project* dialog box shown in Fig. 1.6 set the *Project name* and select *Makefile project* | *Empty Project* for the *Project type*, and *Cross ARM GCC* for the *Toolchains*.

An empty makefile project is created. A path to the GNU tools directory (i.e., /home/user/eclipse/gcc-arm-none-eabi-4\_9-2015q1/bin) has to be set.

New Project	
Select a wizard	
Create a new C project	
Wizards:	
type filter text	4
🕨 🗁 General	
▽ 🗁 C/C++	
🖒 C Project	
🛱 C++ Project	
ᄚ Makefile Project with Existing Code	
Þ 🗁 cvs	
D 🗁 RPM	
👂 🗁 Tracing	
Cancel	inish

Figure 1.5: The New Project dialog box

C Pi	oject
C Project	
Create C project of selected type	
Project name: template	Rrowsa
Choose file system: default 🗘	
Project type:	Toolchains:
🕨 🗁 GNU Autotools	Other Toolchain
▷ 🗁 Executable	Cross ARM GCC
👂 🗁 Shared Library	Cross GCC
👂 🗁 Static Library	GNU Autotools Toolchain
🗢 🗁 Makefile project	Linux GCC
👻 Empty Project	
Show project types and toolchains only if they are s	upported on the platform
?	Next > Cancel Finish

Figure 1.6: The C Project dialog box

Highlight the project in the *Project Explorer* view of the C/C++ perspective<sup>20</sup>. Select the *Properties* menu item from the *Project* menu. In the *Properties for*  $< projectname > ^{21}$  dialog box set the following:

C/C++ Build | Settings  $\rightarrow$  Toolchains tab  $\rightarrow$  press the Apply button<sup>22</sup>

C/C++ Build | Environment  $\rightarrow$  press the Add... button  $\rightarrow$  New variable dialog box  $\rightarrow$  set variable Name to PATH and Value to /home/user/eclipse/gcc-arm-no ne-eabi-4\_9-2015q1/bin  $\rightarrow$  press the OK button  $\rightarrow$  back in the Properties for <projectname> dialog box press the Apply button (see Fig. 1.7)

type filter text 🛛 🦨	Environment				⇔ • ▼
<ul> <li>▷ Resource</li> <li>Builders</li> <li>▽ C/C++ Build</li> </ul>	Configuration: Def	ault [Active]	\$	Manage Config	urations
Build Variables	Environment variabl	es to set			
Environment	Variable	Value	Origin		Add
Logging	CWD	/home/user/workspace	BUILD SYSTEM	1	Select
Settings Tool Chain Editor	PWD	/home/user/workspac	BUILD SYSTEM	1	Edit
Tools Paths					Delete
C/C++ General					Undefine
Project References	<ul> <li>Append variables to native environment</li> </ul>				
Run/Debug Settings	○ Replace native e	nvironment with specified	one		
Task Repository	·	New	variable		
WikiText	Name:	PATH			
0	Value:	pse/gcc-ai	rm-none-eabi-4.	_9-2015q1/bin	Variable
U	Add to all configur	ations			
	Cancel	ОК			

Figure 1.7: Path to the GNU tools directory

Atmel provides the ASF software library for its  $\mu$ Cs. It contains source code for  $\mu$ C initialization, APIs<sup>23</sup> to peripheral units, etc. For Cortex based processors, the CMSIS<sup>24</sup> provided by ARM [10] is included. The ASF software library can be downloaded from the Atmel website [11]. It comes as a standalone archive file (i.e., as a asf-standalone-archive-3.21.0.6.zip file). Makefiles and linker scripts are added, so the code can be compiled and linked using the GCC [3] and GNU Make utility [12]. The AT91SAM3X8E  $\mu$ C source code files accompanied by makefiles and linker script (all extracted from the ASF library) can be downloaded from [13]. Note that only the files needed in this laboratory exercises are included.

There is a branched directory structure with a lot of various files in [13], which can be a bit confusing. Thus, the three key files are pointed out here:

• The sam/utils/cmsis/sam3x/source/templates/gcc/startup\_sam3x.c file contains the exception table. The second entry in the table is the reset

 $<sup>^{20}</sup>$ For explanation of the Eclipse environment views and perspectives, consult the documentation pages on the Eclipse website [1].

<sup>&</sup>lt;sup>21</sup>The name template is used as *<projectname>* in figures.

 $<sup>^{22}{\</sup>rm The}$  toolchain settings have to be applied although no changes are made. Otherwise the build command (i.e., make) is not set. This is a bug.

<sup>&</sup>lt;sup>23</sup>API ... Application Programming Interface

<sup>&</sup>lt;sup>24</sup>CMSIS ... Cortex Microcontroller Software Interface Standard

vector loaded into the program counter register at power-up. The reset vector refers to the Reset\_Handler() function also defined in this file. Thus, the  $\mu$ C starts in Reset\_Handler() which after some basic initialization<sup>25</sup> calls the main() function. The main() function is considered as the beginning of the program in the C programming language.

- The config.mk contains the build settings used by the GNU Make utility. The compiler and linker flags, linker script filename, output (elf) filename, list of C and assembly source files, include paths, library paths, etc., are defined here.
- The sam/utils/linker\_scripts/sam3x/sam3x8/gcc/flash.ld file is the linker script. Among others, the address of the selected Flash memory bank is defined here (see page 6).

Extract and copy the files from [13] into the project directory, e.g., /home/user/workspace/<projectname>.

To run and debug the freshly created template project, a debug configuration has to be defined. Highlight the project in the *Project Explorer* view of the C/C++ perspective. Select the *Debug Configurations*... menu item from the *Run* menu. In the *Debug Configurations* dialog box select the *GDB OpenOCD Debugging* item and click the *New* ( $\square$ ) button. Select the newly created *<projectname> Default* debug configuration under the *GDB OpenOCD Debugging* item. Define the configuration settings in tabs on the right side of the *Debug Configurations* dialog box as shown in Fig. 1.8.

🖹 Main 🔅 Debugger 🕨 Startup 🦻 Source 🖺 <u>C</u> ommon						
C/C++ Application	C/C++ Application:					
template.elf						
📄 Main 🏇 Debug	ger	🕨 Startup	🦆 Source	Common <u>C</u> ommon		
OpenOCD Setup						
🗹 Start OpenO	CD lo	cally				
Executable:	\${ope	nocd_path}/	\${openocd	_executable}		
GDB port:	3333					
Telnet port:	4444					
Config options: -f openocd.cfg						
Main        ★ Debugger          Set program councer at (nex):         Set breakpoint at:         Imain						
🖹 Main 🎋 Debugger 🕨 Startup 🤤 Source 🖭 Common						
Save as						
○ L <u>o</u> cal file	○ L <u>o</u> cal file					
Shared file:	/temp	late				

Figure 1.8: Debug configuration settings

 $<sup>^{25}</sup>$ Copy the relocate segments to RAM<sup>26</sup>, clear the bss segment, set the exception table address (e.g., to 0x0008000 = the first Flash memory bank), all according to the linker script, and initialize the libc standard C library. Note that the first entry in the exception table is the initial stack top address loaded into the r13 SP<sup>27</sup> register at power-up.

<sup>&</sup>lt;sup>26</sup>RAM ... Random Access Memory

<sup>&</sup>lt;sup>27</sup>SP ... Stack Pointer

In the *Main* tab, define the C/C++ Application executable file as it is defined in the config.mk file. The TARGET\_FLASH = ....elf line defines the name of the elf file.

In the *Debugger* tab, define the OpenOCD *Config options*. The options reside in the **openocd.cfg** file (see page 2) which has to be passed as an argument to the OpenOCD executable.

In the *Startup* tab, the debug starting-point can be defined with *Set breakpoint* at option. After the upload, the program on the target  $\mu$ C board starts with execution. It stops at the first breakpoint set to the main() function by default. By changing the *Set breakpoint at* option, the initial breakpoint can be placed elsewhere (e.g., to the Reset\_Handler() function right "after" the reset vector and even before the basic initializations).

In the *Common* tab, the directory containing the **\*.launch** file, where setting are saved, is specified.

There is an inconsistency in the standard  $cdefs.h^{28}$  and the ASF compiler. $h^{29}$  header file. Both define the \_\_always\_inline<sup>30</sup> macro. Therefore one of the definitions is redundant. Since the definitions are not exactly identic, the ASF definition is used and the definition in the cdefs.h header file is commented out. With this minor hack, the project can be compiled by selecting the *Build Project* menu item from the *Project* menu.

To upload the compiled elf file to the target  $\mu$ C board (i.e., the Arduino Due board) and start a debug session, select the *Debug Configurations*... menu item from the *Run* menu. Select the project under the *GDB OpenOCD Debugging* item and press the *Debug* button.

#### Enabling serial communication over the USB

When the Programming USB port on the Arduino Due board is connected to a Linux PC, it is identified as a new serial device (e.g., /dev/ttyACMO). The user can access such a device if it is a member of the dialout group. The super user can add the user into the group with the following command:

#### root@host:~# usermod -a -G dialout user

The change takes effect at the next login.

An arbitrary serial terminal program is also required for serial communication. The PuTTY serial console can be used. It can be installed to a Linux PC with the commands:

```
root@host:~# apt-get update
root@host:~# apt-get install putty
```

carried out as the super user. To start PuTTY, select the PuTTY SSH Client submenu item from the Applications | Internet menu. Note that the serial terminal settings must match the UART configuration (see Exercise 4). An example of the PuTTY serial settings is shown in Fig. 1.9.

<sup>&</sup>lt;sup>28</sup>Located in the include/sys subdirectory, e.g., /home/user/eclipse/gcc-arm-none-eabi-4\_ 9-2015q1/arm-none-eabi/include/sys/cdefs.h.

 $<sup>^{29} \</sup>rm Located$  in the sam/utils subdirectory, e.g., /home/user/workspace/<projectname>/sam/utils/compiler.h.

<sup>&</sup>lt;sup>30</sup>In line 359 of cdefs.h and in line 162 of compiler.h.



Figure 1.9: An example of the PuTTY serial settings

### Exercise 2

# Simple electronic lock

Write a software for the Arduino Due board simulating a simple electronic lock. Use button keys and LEDs<sup>1</sup> available on the external board to enter the opening combination and to signal the lock status, respectively. On typing the right combination the lock should open for a limited amount of time. The external boards are available in the faculty laboratory.

#### Explanation

First, a user interface should be decided. One possible arrangement is to use the external board LED1 to signal key pushes, and LED4 to signal the lock status. The LED1 is on when any of the external board keys is pressed, and the LED4 is on when the lock is locked. The external board keys T1, T2 and T3 are used to enter the opening combination, and key T4 is an Enter key. The user enters the opening combination with T1, T2 and T3, then presses the Enter key. If the combination is right, the lock will open for a few seconds. The LED4 is turned off and, when the time is up, back on. If the combination is wrong, the keys will freeze for the same amount of time to prevent fast combination guessing.

Create a new empty project in the Eclipse working environment as explained in Exercise 1. Connect the Arduino Due board to the host PC over the Olimex ARM-USB-OCD-H interface, and to the external board button keys and LEDs, as shown in Fig. 2.1.



Figure 2.1: PC / Olimex ARM-USB-OCD-H / Arduino Due / External board connection for Exercise 2

 $<sup>^{1}</sup>$ LED ... Light Emitting Diode  $^{2}$ GND ... Ground

#### Initialization of the $\mu C$ and the Arduino Due board

The default main() function of the freshly created empty project can be found in the src/main.c file. The first function called is prvSetupHardware() where the hardware initialization is performed. Inside the prvSetupHardware() function, the functions sysclk\_reinit(), NVIC\_SetPriorityGrouping() and board\_init() perform the basic initialization of the AT91SAM3X8E µC and the Arduino Due board.

#### Initialization of the $I/O^3$ pins

The key and LED controlling pins have to be configured as GPIO<sup>4</sup> pins managed by the PIO<sup>5</sup> controllers. There are four PIO controllers (i.e., PIOA, PIOB, PIOC and PIOD) in the AT91SAM3X8E  $\mu$ C, each controlling up to 32 I/O pins. All four PIO controllers are enabled in the board\_init() function call.

To configure one or more I/O pins, the  $\verb"pio_configure()$  function can be used. The declaration of the function is:

The function returns zero if the pin type <code>ul\_type</code> is unknown, and one otherwise. The arguments are:

p_pio	 PIOx registers base address
	(e.g., <b>PIOC</b> for PIOC peripheral device)
ul_type	 pin(s) type
	(e.g., $PIO_INPUT$ for input $pin(s)$ )
ul_mask	 mask of the $pin(s)$ to be configured
	(e.g., PIO_PC28 for pin PC28 of the PIOC device)
ul_attribute	 pin(s) attributes
	(e.g., PIO_PULLUP to enable the pull-up resistor(s))

E.g., Six pins of the PIOC peripheral device are used in this exercise (see Fig. 2.1). Pins PC23 and PC29 control the LEDs and are therefore output pins. On the other hand, the pins PC24, PC25, PC26 and PC28 are input pins connected to the keys. A pull-up resistor is required at each input pin or else an input pin is floating when the corresponding key is not pressed. To configure the six pins as required, the pio\_configure() function with the appropriate argument values must be called for the output and input pins:

To avoid key debouncing, the hardware debounce filters are enabled at the input pins. To configure one or more debounce filters, the pio\_set\_debounce\_filter() function can be used. The declaration of the function is:

<sup>&</sup>lt;sup>3</sup>I/O ... Input / Output

 $<sup>^4{\</sup>rm GPIO}$ ... General Purpose I/O

<sup>&</sup>lt;sup>5</sup>PIO ... Parallel I/O

<sup>&</sup>lt;sup>6</sup>uint32\_t is a 32-bit unsigned integer type.

**Pio** is a structure of 32-bit integers representing the AT91SAM3X8E PIO hardware register addresses. If the pointer to such a structure refers to the top of the PIO device address space, the structure elements directly represent the registers.

pio\_type\_t is an enumerated type with PIO pin types.

 $<sup>^7\</sup>mathrm{Type}\ \mathtt{PIO_OUTPUT_O}$  defines an output pin with initial value set to zero.

 $<sup>^{8}\</sup>mbox{Attribute PIO_DEBOUNCE}$  enables a debounce filter at the input pin.

The function arguments are:

p_pio	 PIOx registers base address
	(e.g., <b>PIOC</b> for PIOC peripheral device)
ul_mask	 mask of the $pin(s)$ to be configured
	(e.g., PIO_PC28 for pin PC28 of the PIOC device)
ul_cut_off	 debounce filter cutoff frequency in Hz

E.g., To set the debounce cutoff frequencies of all four key input pins to 20Hz, the pio\_set\_debounce\_filter() function with the appropriate argument values must be called:

The declarations of the pio\_configure() and pio\_set\_debounce\_filter() functions reside in the pio.h header file, which has to be included.

#include <pio.h>

#### $I/O^9$ pin usage

One or more output pins can be set, i.e., set their output voltage level to high (3.3V), with the pio\_set() function. The declaration of the function is:

void pio\_set(Pio \*p\_pio, uint32\_t ul\_mask);

The function arguments are:

p_pio		PIOx registers base address
		(e.g., <b>PIOC</b> for PIOC peripheral device)
ul_mask		mask of the $pin(s)$ to be configured
		(e.g., PIO_PC23 for pin PC23 of the PIOC device)
	.1	

E.g., To set the output pin PC23 of the PIOC peripheral device to a high voltage level, i.e., to switch LED1 on the external board on, the pio\_set() function with the appropriate argument values must be called:

```
pio_set(PIOC, PIO_PC23);
```

Similarly, the pio\_clear() function can be used to clear one or more output pins, i.e., set their output voltage level to low (0V). The declaration of the function is:

void pio\_clear(Pio \*p\_pio, uint32\_t ul\_mask);

The function arguments are:

p_pio	 PIOx registers base address
	(e.g., <b>PIOC</b> for PIOC peripheral device)
ul_mask	 mask of the $pin(s)$ to be configured
	(e.g., PIO_PC23 for pin PC23 of the PIOC device)

E.g., To clear the output pin PC23 of the PIOC peripheral device to a low voltage level, i.e., to switch LED1 on the external board off, the pio\_clear() function with the appropriate argument values must be called:

pio\_clear(PIOC, PIO\_PC23);

A voltage level on one or more input or output pins can be obtained by the pio\_get() function. The declaration of the function is:

#### uint32\_t pio\_get(Pio \*p\_pio, pio\_type\_t ul\_type, uint32\_t ul\_mask);

The function obtains the actual voltage level at the specified pin(s). It returns one if at least one of the specified pins is high. Otherwise, when all the specified pins are low, zero is returned. It can be used to read the input pin(s), or to verify the output pin(s) that was(were) previously set or cleared by the pio\_set() or pio\_clear() function. The arguments of the pio\_get() function are:

p_pio	 PIOx registers base address
	(e.g., <b>PIOC</b> for PIOC peripheral device)
ul_type	 pin(s) type
	(e.g., $PIO_INPUT$ for input $pin(s)$ )
ul_mask	 mask of the $pin(s)$ to be read
	(a.g. DTO DCOQ for pin DCOQ of the DIOC down

(e.g., PIO\_PC28 for pin PC28 of the PIOC device) E.g., To read the input pin PC28 of the PIOC peripheral device, i.e., to obtain

T1 key state, the pio\_get() function with the appropriate argument values must be called:

pio\_get(PIOC, PIO\_INPUT, PIO\_PC28);

#### The program

First, the hardware has to be initialized. Besides the  $\mu$ C and the board, the input and output pins have to be initialized. The lock is initially locked. Then enter into an endless loop. In each iteration, check all the keys and react accordingly. If any of the keys is pressed, set the key down signal and add the key to the entered combination. If the enter key is pressed, check the combination and unlock the lock in case the combination is right. After a delay, lock the lock. The pseudo code of the described algorithm is as follows: initialize hardware (PIO pins) lock the lock while forever set *down* and *enter* variables to false for each key if the key is pressed set down to true if the key was not pressed in the previous iteration if this is the enter key set *enter* to true else add the key to the combination if *enter* is true if the combination is right unlock the lock delay lock the lock else if *down* is true set key down signal else

clear key down signal

## Exercise 3

# Watchdog timer

Configure the WDT<sup>1</sup> of the AT91SAM3X8E  $\mu$ C. Write a testing program that drives two flashing LEDs on the external board simulating the railway crossing traffic lights. The program should regularly restart the WDT. Simulate a deadlock situation by pressing an external board key. The WDT should reset the system. The external boards are available in the faculty laboratory.

#### Explanation

Create a new empty project in the Eclipse working environment as explained in Exercise 1. Connect the Arduino Due board to the host PC over the Olimex ARM-USB-OCD-H interface, and to the external board button key and LEDs, as shown in Fig. 3.1. Initialize the key and LED I/O pins as explained in Exercise 2. Since the T1 key will be used only once to indicate a deadlock, the debouncing filter at the key input pin PC28 is not required.



Figure 3.1: PC / Olimex ARM-USB-OCD-H / Arduino Due / External board connection for Exercise 3

#### Initialization of the WDT device

The WDT is disabled during the Arduino Due board initialization in the board\_init() function call. Since the WDT cannot be reconfigured, the disabling in the board\_init() must be avoided. This can be achieved by defining the CONF\_BOARD\_KEEP\_WATCHDOG\_AT\_INIT macro in the src/conf\_board.h file:

#define CONF\_BOARD\_KEEP\_WATCHDOG\_AT\_INIT

<sup>&</sup>lt;sup>1</sup>WDT ... WatchDog Timer

When the WDT is enabled, it has to be properly configured. The wdt\_init() function can be used. The declaration of the function is:

Note, that WDT cannot be reconfigured. The wdt\_init() function can be called only once. The function arguments are:

p_wdt	•••	WDT registers base address
		(e.g., WDT for WDT peripheral device)
ul_mode		WDT configuration bitmask
		(e.g., $WDT_MR_WDRSTEN$ to enable $\mu C$ reset by $WDT$ )
us_counter		$WDV^3$
us_delta		$WDD^4$

The restart value of the WDT counter is WDV. The counter is constantly decreased. A WDT fault occurs when the counter reaches zero. To avoid the fault, e.g., the  $\mu$ C reset, the WDT must be restarted before the counter reaches zero. However, the WDT cannot be restarted at any moment, but only when the counter is below the WDD. By setting WDD < WDV, a time window when WDT restart is possible can be specified.

To configure the WDT, the integer values WDV and WDD are required. To convert a time interval into the corresponding integer value, the wdt\_get\_timeout\_value() function can be used. The declaration of the function is:

```
uint32_t wdt_get_timeout_value(uint32_t ul_us, uint32_t ul_sclk);
```

The function returns the corresponding integer value. The arguments are:

ul\_us ... time interval in µs

ul\_sclk ... the SCLK<sup>5</sup> frequency in Hz

(e.g., BOARD\_FREQ\_SLCK\_XTAL for on board 32kHz XTAL<sup>6</sup>)

E.g., Consider the following WDT configuration: 2s available for WDT restart<sup>7</sup>, WDT restart always possible, reset  $\mu$ C on fault, stop when the  $\mu$ C is in debug mode or idle. The configuration can be set by appropriate use of the wdt\_get\_timeout\_value() and wdt\_init() functions:

The declarations of the wdt\_get\_timeout\_value() and wdt\_init() functions reside in the wdt.h header file, which has to be included.

#include <wdt.h>

<sup>7</sup>Maximal WDT restart period  $T_{\text{max}} = \frac{128(2^n-1)}{f_{\text{SCLK}}}$ , where *n* is the number of WDV bits.  $T_{\text{max}} < 16s$  at  $f_{\text{SCLK}} = 32768$ Hz and n = 12.

<sup>8</sup>WDT\_MR\_WDDBGHLT mode stops the WDT when the  $\mu$ C is in debug mode.

 $\texttt{WDT\_MR\_WDIDLEHLT}$  mode stops the WDT when the  $\mu C$  is idle.

 $<sup>^2</sup>Wdt$  is a structure of 32-bit integers representing the AT91SAM3X8E WDT hardware register addresses. If the pointer to such a structure refers to the top of the WDT device address space, the structure elements directly represent the registers.

uint16\_t is a 16-bit unsigned integer type.

<sup>&</sup>lt;sup>3</sup>WDV ... WatchDog Value

<sup>&</sup>lt;sup>4</sup>WDD ... WatchDog Delta

<sup>&</sup>lt;sup>5</sup>SCLK ... Slow Clock (see Exercise 5)

<sup>&</sup>lt;sup>6</sup>XTAL ... Crystal

#### Restarting the WDT

To avoid the fault, the WDT counter must be restarted, i.e., set to WDV, before it reaches zero. The WDT can be restarted by the wdt\_restart() function. The declaration of the function is:

void wdt\_restart(Wdt \*p\_wdt);

The function argument is:

p\_wdt ... WDT registers base address (e.g., WDT for WDT peripheral device) Therefore, the WDT can be restarted by a simple wdt\_restart() call:

wdt\_restart(WDT);

#### The program

After hardware initialization, the algorithm drives the LEDs in a railway crossing traffic lights simulation mode. Both LEDs are alternatively turned on and off. Between the turns, a delay takes place. In each iteration of the simulation, the WDT is restarted to avoid  $\mu$ C reset. The delay can be implemented in a for loop. During the delay, the external board button key is checked. If, or when the key is pressed, the algorithm enters into a deadlock, i.e., an endless loop. The program freezes, traffic lights stop blinking. However, after a certain amount of time, the WDT resets the  $\mu$ C. The railway traffic lights recover. The pseudo code of the described algorithm is as follows:

Toggling of the LEDs can be done by the pio\_set() and pio\_clear() functions introduced in Exercise 2. However, using a function pio\_toggle\_pin() is more convenient in this case. The declaration of the function is:

void pio\_toggle\_pin(uint32\_t ul\_pin);

The function argument is:

ul\_pin ... pin index

(e.g., PIO\_PC23\_IDX for pin PC23 of the PIOC device)

Note that pin index (e.g., PIO\_PC23\_IDX) is not the same as pin mask (e.g., PIO\_PC23). To toggle the output pin PC23 of the PIOC peripheral device, the pio\_toggle\_pin() function with a corresponding pin index has to be called:

pio\_toggle\_pin(PIO\_PC23\_IDX);

#### Exercise 4

## UART

Write a program for the Arduino Due board implementing echo functionality on the UART peripheral device. A received character should be immediately transmitted back. This functionality should be maintained until an Esc character arrives. It switches the transmission off, while the reception normally continues. The next Esc character should switch the transmission back on, thus returning the program into the initial state. Implement the required task with and without using interrupts. Test the program with an arbitrary serial terminal program running on a PC. Note that the terminal program settings must be the same as the UART device settings.

#### Explanation

Create a new empty project in the Eclipse working environment as explained in Exercise 1. Connect the Programming USB port on the Arduino Due board to the PC as shown in Fig. 4.1. The additional on-board ATMEGA16U2  $\mu$ C acts as an UART to USB converter.



Figure 4.1: PC / Olimex ARM-USB-OCD-H / Arduino Due connection for Exercise 4

#### Initialization of the UART device

The AT91SAM3X8E  $\mu$ C has four PIOs (i.e., PIOA, PIOB, PIOC and PIOD) each controlling up to 32 I/O pins. An I/O pin can be configured as a GPIO pin like in Exercises 2 and 3, or as a pin hardwired to a peripheral device. However, any pin cannot be hardwired to any peripheral device. Each pin has up to two predefined peripheral devices that can be hardwired to it. The UART peripheral device has

\*/

\*/

 $\rm URXD^1$  and  $\rm UTXD^2$  lines hardwired to the PA8 and PA9 I/O pins of the PIOA.

The configuration of the PA8 and PA9 I/O pins as UART pins is performed on demand during the Arduino Due board initialization in the board\_init() function. To request the UART configuration, define the CONF\_BOARD\_UART\_CONSOLE macro in the src/conf\_board.h file:

#### #define CONF\_BOARD\_UART\_CONSOLE

The PA8 and PA9 I/O pins are connected to the additional ATMEGA16U2  $\mu$ C on the Arduino Due board. The additional  $\mu$ C acts as an UART to USB converter to the on-board Programming USB port. Such a solution needs a pull-up resistor at the PA8 I/O pin of the PIOA (i.e., the URXD line). However, all pull-up resistors are disabled in the board\_init() call. The PA8 I/O pin needs to be reconfigured. The pull-up resistor reconfiguration is performed by the pio\_pull\_up() function declared as:

The function arguments are:

p_pio	PIOx registers base address
	(e.g., <b>PIOA</b> for PIOA peripheral device)
ul_mask	mask of pin(s) to be configured
	(e.g., PIO_PA8 for pin PA8 of the PIOA device)
ul_pull_up_enable	pull-up resistor enable/disable flag
	(e.g., PIO_PULLUP to enable the pull-up resistor)

To reconfigure the PA8 I/O pin pull-up resistor, the pio\_pull\_up() function with the appropriate argument values must be called:

#### pio\_pull\_up(PIOA, PIO\_PA8, PIO\_PULLUP);

The declaration of the pio\_pull\_up() function resides in the pio.h header file, which has to be included.

#### #include <pio.h>

The stdio<sup>3</sup> and UART peripheral device configuration is performed by the stdio\_serial\_init() function declared as:

#### void stdio\_serial\_init(void \*usart, usart\_serial\_options\_t \*opt);4

The function arguments are:

```
<sup>1</sup>URXD ... UART Receive Data

<sup>2</sup>UTXD ... UART Transmit Data

<sup>3</sup>stdio ... Standard I/O

<sup>4</sup>The usart_serial_options_t type is a structure defining UART properties:

typedef struct {

uint32_t baudrate; /* baud rate

uint32_t paritytype; /* parity type

....}

} usart_serial_options_t;
```

usart	 UART or USART <sup>5</sup> registers base address
	(e.g., UART for UART peripheral device)
opt	 pointer to a structure with UART or USART serial option
	values

To configure the stdio in serial mode and initialize the UART device, the stdio\_serial\_init() function with the appropriate argument values must be called:

The declaration of the stdio\_serial\_init() function resides in the stdio\_serial.h header file, which has to be included.

#### #include <stdio\_serial.h>

At this point, the UART peripheral device is initialized and ready. With stdio configured, the stdio functions (e.g., getchar(), putchar(), etc.) can be used. The URXD line is used as stdin, and UTXD as stdout.

#### The program

As usual, hardware initialization comes first. The characters are read from the UART device in an endless loop. Regarding the transmission mode, they are immediately written back or discarded. The pseudo code of the described algorithm is as follows:

```
initialize hardware (UART)
set transmission to true
while forever
read a character from UART
if character is Esc
toggle transmission
else if transmission is true
write the character to UART
```

#### Interrupt configuration

The interrupt requests are handled by the NVIC<sup>9</sup>. In order to execute the interrupt handler code when requested, the NVIC has to be appropriately configured. The NVIC configuration is carried out after the UART peripheral device configuration performed in the stdio\_serial\_init() function.

The UART peripheral device should be disabled during the NVIC configuration. It is disabled by the uart\_disable() function declared as:

<sup>&</sup>lt;sup>5</sup>USART ... Universal Synchronous Asynchronous Receiver Transmitter

 $<sup>^6\</sup>mathrm{Value}~\mathtt{MR\_PAR\_NO}$  defines no parity check mode.

<sup>&</sup>lt;sup>7</sup>Note that the speed of the UART peripheral device is calculated regarding the MCK<sup>8</sup> settings in the src/conf\_clock.h file. If the sysclk\_reinit() function initializes MCK differently, UART reinitialization with the uart\_init() function is required (see Exercise 5).

<sup>&</sup>lt;sup>8</sup>MCK ... Master Clock

<sup>&</sup>lt;sup>9</sup>NVIC ... Nested Vectored Interrupt Controller

```
void uart_disable(Uart *p_uart);<sup>10</sup>
```

The function argument is:

p\_uart ... UART registers base address

(e.g., UART for UART peripheral device)

To disable the UART device, the uart\_disable() function with the UART base address must be called:

#### uart\_disable(UART);

Further, all the UART interrupt request sources (e.g., request an interrupt when data is received, etc.) should be disabled. They are disabled by the uart\_disable\_interrupt() function declared as:

```
void uart_disable_interrupt(Uart *p_uart, uint32_t ul_sources);
```

The function arguments are:

#### uart\_disable\_interrupt(UART, 0xffff);

Now, the interrupt request issued by the UART peripheral device can be enabled in the NVIC. This is performed by the CMSIS NVIC\_EnableIRQ() function declared as:

#### void NVIC\_EnableIRQ(IRQn\_Type IRQn);<sup>11</sup>

The function argument is:

IRQn ... peripheral device identifier

(e.g., ID\_UART for UART peripheral device)

To enable the UART peripheral device interrupt request, the NVIC\_EnableIRQ() function with the UART identifier must be called:

NVIC\_EnableIRQ(ID\_UART);

The UART interrupt sources that cause the interrupt request are enabled by the uart\_enable\_interrupt() function declared as:

void uart\_enable\_interrupt(Uart \*p\_uart, uint32\_t ul\_sources);

The function arguments are:

 $<sup>^{10}\</sup>texttt{Uart}$  is a structure of 32-bit integers representing the AT91SAM3X8E UART hardware register addresses. If the pointer to such a structure refers to the top of the UART device address space, then the structure elements directly represent the registers.

<sup>&</sup>lt;sup>11</sup>IRQn\_Type is an enumerated type with peripheral device identifiers [8].

p_uart	 UART registers base address
	(e.g., UART for UART peripheral device)
ul_sources	 mask of the interrupt sources to be enabled
	(e.g., UART_IER_RXRDY for requesting an interrupt when
	data is received)

To enable UART interrupt request on the data received event, the uart\_enable\_ interrupt() function with the appropriate argument values must be called:

```
uart_enable_interrupt(UART, UART_IER_RXRDY);
```

Finally, the UART device is enabled by the uart\_enable() function declared as:

```
void uart_enable(Uart *p_uart);
```

The function argument is:

p\_uart ... UART registers base address

(e.g., UART for UART peripheral device)

To enable the UART device, the uart\_enable() function with the UART base address must be called:

uart\_enable(UART);

#### The $ISR^{12}$

As configured, the UART device requests an interrupt when it receives a character. The NVIC gets the UART request and starts the corresponding ISR code starting at the address given in the vector table defined in the sam/utils/cmsis/sam3x/source/templates/gcc/startup\_sam3x.c file of the ASF. As defined in the vector table, the UART ISR is the UART\_Handler() function. It is declared as a weak symbol<sup>13</sup> and as such can be overridden. Therefore a new definition of the UART\_Handler() function is required in the user code:

```
void UART_Handler(void) {
    ...
}
```

The UART\_Handler() function is called every time the UART requests an interrupt, i.e., on each received character. Therefore, the algorithm of the function is reduced to the body of the endless loop from page 25 where the transmission is a global or static variable:

```
read a character from UART
if character is Esc
toggle transmission
else if transmission is true
write the character to UART
```

 $<sup>^{12}\</sup>mathrm{ISR}$  ... Interrupt Service Routine

 $<sup>^{13}{\</sup>rm The~UART\_Handler~symbol}$  is declared as a weak alias of the Dummy\_Handler symbol: void Dummy\_Handler(void) {

while(1);

<sup>}</sup> 

void UART\_Handler(void) \_\_attribute\_\_((weak, alias("Dummy\_Handler")));

After the received character is handled, the ISR must return. It must not wait for another character.

### Exercise 5

# μC initialization

Write a program printing the information about the current AT91SAM3X8E  $\mu$ C settings (i.e., PMC<sup>1</sup> clock generator related settings) to the console. Use UART peripheral device as the stdio, and an arbitrary serial terminal program as a console. Beside printing the information, the program should also implement a user interface allowing  $\mu$ C settings modification.

#### Explanation

Connect the Arduino Due board to the host PC as shown in Fig. 4.1. Create a new empty project in the Eclipse working environment as explained in Exercise 1. Initialize the UART peripheral device and configure the stdio in serial mode as explained in Exercise 4.

#### μC settings at startup

As already mentioned in Exercise 1, at power-up, the  $\mu$ C loads the reset vector into the program counter register, and starts with program execution. The reset vector is the second entry in the vector table in the sam/utils/cmsis/sam3x/ source/templates/gcc/startup\_sam3x.c file, referring to the Reset\_Handler() function. The Reset\_Handler() function performs some basic preparations (see footnote<sup>25</sup> in Exercise 1) before the main() function is called.

The main() function does the  $\mu$ C initialization by calling the sysclk\_re init()<sup>2</sup> function. It initializes the PMC clock generator settings to be printed and reconfigured in this exercise. Besides the clock generator configuration, the sysclk\_reinit() function also sets the SystemCoreClock global variable containing the processor MCK frequency ( $f_{MCK}$ ), and, according to the  $f_{MCK}$ , the number of FWSs<sup>3</sup> in the EEFC<sup>4</sup>. Since the embedded flash memory access time is approximately constant, the FWS value increases with the  $f_{MCK}$  (see Tab. 5.1).

#### **Clock** generation

The PMC clock generator is configured by bit values in several registers. The MCK generation is best explained in Fig. 5.1 showing the registers and bit values

<sup>&</sup>lt;sup>1</sup>PMC ... Power Management Controller

<sup>&</sup>lt;sup>2</sup>The main() function actually calls the prvSetupHardware() function which performs  $\mu$ C and other hardware initializations. The sysclk\_reinit() function is called from the prvSetupHardware() function. The sysclk\_reinit() function is not a part of the ASF, although it is added into the ASF in [13]. It is a rewrite of the original sysclk\_init() function which initializes the PMC clock generator according to the macros in the conf\_clock.h file.

<sup>&</sup>lt;sup>3</sup>FWS ... Flash Wait State

<sup>&</sup>lt;sup>4</sup>EEFC ... Enhanced Embedded Flash Controller
FWS	$f_{\rm MCK_{max}}$ [MHz]
0	19
1	50
2	64
3	80
4	90

Table 5.1: Maximum MCK frequency ( $f_{MCK_{max}}$ ) regarding to the FWS value at VDDCORE = 1.8V (core chip power supply)

causing a particular configuration (e.g., the MOSCXTBY, MOSCSEL and MOSCRCF bits in the CKGR\_MOR register select the MAINCK<sup>5</sup> source). There are some restraints when PLLA<sup>6</sup> or UPLL<sup>7</sup> is selected as MCK source. The PLLA circuitry demands an input from 8MHz to 16MHz, and the output range is from 84MHz to 192MHz. Thus the embedded 4MHz RC oscillator cannot be selected as MAINCK source, and the MULA must be set according to the output range. The UPLL on the other hand requires a 12MHz input generated by the external crystal oscillator. Note that the Arduino Due board is equipped with the 32768Hz and 12MHz external crystal oscillators [9]. The lowest MCK is around 500Hz (512Hz at SLCK = 32768Hz), the highest is 84MHz which can be generated only by PLLA.

The default JTAG clock frequency defined in the AT91SAM3X8E configuration file included from the openocd.cfg is 500kHz. The fastest JTAG clock the processor allows is one sixth of the MCK [6] (5.1).

$$f_{\rm JTAG} < \frac{f_{\rm MCK}}{6} \tag{5.1}$$

Since the MCK is generated by the embedded 4MHz RC oscillator at the reset, the fastest JTAG clock could be 666.66kHz. Choosing 500kHz is safely below the limit. Although the processor can operate at very low MCK, the frequencies below 4MHz cannot be used when debugging over the 500kHz JTAG connection. The JTAG frequency can be lowered by adding the adapter\_khz command in the openocd.cfg file (see Exercise 1). The command

adapter\_khz 150<sup>9</sup>

sets the  $f_{\rm JTAG}$  to 150kHz, thus allowing  $f_{\rm MCK} > 900$ kHz (or  $\geq 1$ MHz to be safe).

#### Get current settings

Information about the current clock generation configuration can be extracted from the SUPC\_CR, SUPC\_MR, CKGR\_MOR, CKGR\_PLLAR and PMC\_MCKR registers [8] (see Fig. 5.1). Since only frequencies above 1MHz are to be considered, the SLCK should not be used as the MCK source in this exercise. Thus, the SUPC\_CR and SUPC\_MR registers become irrelevant. Bypassing the external crystal oscillator by providing an external clock signal on the XIN pin is also not available since there is no additional oscillator on the Arduino Due board. Therefore, the three

<sup>&</sup>lt;sup>5</sup>MAINCK ... Main Clock

 $<sup>^6\</sup>mathrm{PLLA}$  ... Phase-Locked Loop A

<sup>&</sup>lt;sup>7</sup>UPLL ... UTMI<sup>8</sup> Phase Lock Loop

<sup>&</sup>lt;sup>8</sup>UTMI ... USB 2.0 Transceiver Macrocell Interface

 $<sup>^{9}</sup>$ It turns out that the GDB cannot connect to the target at  $f_{\rm JTAG}$  below 3kHz.

<sup>&</sup>lt;sup>10</sup>PLLACK ... PLLA Clock

<sup>&</sup>lt;sup>11</sup>UPLLCK ... UPLL Clock



Figure 5.1: MCK generation mechanism

embedded fast RC oscillators, external crystal oscillator and both PLLs can be used as possible MCK sources in this exercise.

With SLCK never used, the current configuration can be retrieved from the three PMC registers CKGR\_MOR, CKGR\_PLLAR and PMC\_MCKR (see Fig. 5.1). The registers can be easily accessed through the PMC<sup>12</sup> global pointer provided by the ASF. The bit mask and value macros are also defined. The registers, masks and values needed in this exercise are in Tab. 5.2.

if (PMC->CKGR_MOR & CKGR_M	MOR_MOSCSEL)
is	then
(un)set	external XTAL oscillator is (not) selected
if (PMC->CKGR_MOR & CKGR_M	MOR_MOSCRCF_Msk)
is	then
CKGR_MOR_MOSCRCF_4_MHz	embedded 4MHz RC oscillator is selected
CKGR_MOR_MOSCRCF_8_MHz	embedded 8MHz RC oscillator is selected
CKGR_MOR_MOSCRCF_12_MHz	embedded 12MHz RC oscillator is selected
if (PMC->PMC_MCKR & PMC_M	CKR_PRES_Msk)
is	then
PMC_MCKR_PRES_CLK_1	division by 1 is selected
PMC_MCKR_PRES_CLK_2	division by 2 is selected
PMC_MCKR_PRES_CLK_3	division by 3 is selected
PMC_MCKR_PRES_CLK_4	division by 4 is selected
PMC_MCKR_PRES_CLK_8	division by 8 is selected
PMC_MCKR_PRES_CLK_16	division by 16 is selected
PMC_MCKR_PRES_CLK_32	division by 32 is selected
PMC_MCKR_PRES_CLK_64	division by 64 is selected
if (PMC->PMC_MCKR & PMC_M	CKR_CSS_Msk)
is	then
PMC_MCKR_CSS_MAIN_CLK	MAINCK is selected
PMC_MCKR_CSS_PLLA_CLK	PLLACK is selected
PMC_MCKR_CSS_UPLL_CLK	UPLLCK/2 is selected
	,
if (PMC->PMC_MCKR & PMC_M	CKR_PLLADIV2)
is	then

unset / set

 $MULA - 1 = (PMC - >CKGR_PLLAR & CKGR_PLLAR_MULA_Msk) >> 16$ 

division by one / two is selected

Table 5.2: ASF provided registers, masks and belonging values

#### Set new settings

The  $\mu$ C clock reconfiguration to a new settings is performed by the sysclk\_re init() function in the same way as at the reset. The function declaration is:

 $<sup>^{12}</sup>$  The PMC global pointer refers to a structure with PMC registers. Since it is pointed to the beginning of the PMC address space, the PMC registers can be easily accessed, e.g., the registers mentioned above can be accessed by PMC->CKGR\_MOR, PMC->CKGR\_PLLAR and PMC->PMC\_MCKR.

The function returns zero on success, and one in case the clock reconfiguration to the specified settings fails. The arguments are:

osc	 oscillator selection (has to be one of the following self-
	explaining enumerated type values <sup>13</sup> : OSC_SLCK_32K_RC,
	OSC_SLCK_32K_XTAL, OSC_SLCK_32K_BYPASS,
	OSC_MAINCK_4M_RC, OSC_MAINCK_8M_RC,
	OSC_MAINCK_12M_RC, OSC_MAINCK_XTAL and
	OSC_MAINCK_BYPASS)
pres	 prescaler value (has to be one of the following self-explaining
	bit values: PMC_MCKR_PRES_CLK_1, PMC_MCKR_PRES_CLK_2,
	PMC_MCKR_PRES_CLK_3, PMC_MCKR_PRES_CLK_4,
	PMC_MCKR_PRES_CLK_8, PMC_MCKR_PRES_CLK_16,
	PMC_MCKR_PRES_CLK_32, and PMC_MCKR_PRES_CLK_64)
mck	 MCK selection (has to be one of the following self-explaining
	bit values <sup>14</sup> : PMC_MCKR_CSS_SLOW_CLK,
	PMC_MCKR_CSS_MAIN_CLK, PMC_MCKR_CSS_PLLA_CLK,
	and PMC_MCKR_CSS_UPLL_CLK)
mula	 PLLA multiplier value <sup>15</sup> (considered only when the $mck$
	argument is set to PMC_MCKR_CSS_PLLA_CLK)
plladiv2	 additional PLLA divisor (possible values are 1 and 2;
	considered only when the mck argument is
	PMC_MCKR_CSS_PLLA_CLK)

For instance, the **sysclk\_reinit()** function is called with the following argument values at the reset:

The 12MHz external crystal oscillator is selected as the MAINCK source. It is the input of the PLLA providing the MCK. The MCK frequency is  $f_{\rm MCK} = 12$ MHz  $\times 14 / 1 / 16 = 10.5$ MHz which can be confirmed by the SystemCoreClock global variable.

#### UART reinitialization

Every time the MCK changes, the UART baud rate is modified as well. It is defined by the UART\_BRGR register (5.2).

$$baud \ rate = \frac{f_{\rm MCK}}{16 \times \text{UART}\_\text{BRGR}} \tag{5.2}$$

With every MCK change, the serial terminal program on the PC should be restarted to utilize the new baud rate. To avoid the baud rate modifications, and consequently the serial terminal program restarts, the UART device can be reinitialized to the previous baud rate after every MCK change. The UART reinitialization is performed by the uart\_init() function declared as:

<sup>&</sup>lt;sup>13</sup>Since the SLCK cannot be used because the MCK should be above 1MHz, and the external crystal oscillator cannot be not bypassed because the Arduino Due board does not have an additional external oscillator, the OSC\_SLCK\_32K\_RC, OSC\_SLCK\_32K\_XTAL, OSC\_SLCK\_32K\_BYPASS and OSC\_MAINCK\_BYPASS values will not be used in this exercise.

<sup>&</sup>lt;sup>14</sup>Selection PMC\_MCKR\_CSS\_SLOW\_CLK will not be used in this exercise.

<sup>&</sup>lt;sup>15</sup>The relation 84MHz  $\leq$  mula  $\times f_{\text{PLLA}_{\text{input}}} \leq$  192MHz must hold.

uint32\_t uart\_init(Uart \*p\_uart, sam\_uart\_opt\_t \*p\_uart\_opt);<sup>16</sup>

The function returns zero on success, and one in case the baud rate cannot be realized. The function arguments are:

UART registers base address ... p\_uart (e.g., UART for UART peripheral device)

pointer to a structure with UART initialization options

p\_uart\_opt ... To reinitialize the UART device to the same baud rate and parity type, the uart\_init() function with the appropriate argument values must be called. The UART device options were already defined by the usart\_serial\_options\_t type structure passed to the stdio\_serial\_init() function during the initialization of the stdio in serial mode (see page 25 in Exercise 4). Thus, the element values of the usart\_serial\_options\_t structure has to be copied into the sam\_uart\_opt\_t structure:

```
sam_uart_opt_t xUARTsettings;
xUARTsettings.ul_baudrate = xUARTconf.baudrate;
xUARTsettings.ul_mode = xUARTconf.paritytype;
xUARTsettings.ul_mck = SystemCoreClock;
uart_init(UART, &xUARTsettings);
```

Because of (5.2), an arbitrary baud rate cannot be obtained with an arbitrary MCK. For instance, the speed of 38400 bauds cannot be realized with  $f_{\rm MCK}$  = 1MHz with sufficient accuracy. The UART\_BRGR should be 1.63, which is not possible. For UART\_BRGR = 1, 62500 bauds are obtained, and 31250 bauds for UART\_BRGR = 2, both to far away from the 38400 baud target. Thus, a UART speed that can be realized with sufficient accuracy for a range of MCK frequencies from 1MHz to 84MHz has to be picked. It turns out that the 2400 bauds is one of such speeds.

Yet another UART speed effect can emerge. A stdio function (e.g., printf() or similar) can be used to send a string of characters to the UART to be transmitted. The function delivers the characters to the UART device and returns before the characters actually get transmitted. If the MCK is changed immediately after the function call, the baud rate can be changed during the ongoing transmission. The effect becomes more probable with a low baud rate (i.e., slow transmission) and a high MCK (i.e., fast execution). To avoid it, the transmission must complete before the MCK change. The function uart\_is\_tx\_empty() checking whether the transmission is completed can be used. Its declaration is:

```
uint32_t uart_is_tx_empty(Uart *p_uart);
```

The function returns one if the transmitter is empty (i.e., transmission is completed), and zero otherwise. The function argument is:

UART registers base address p\_uart ...

(e.g., UART for UART peripheral device)

To wait for UART transmission to complete, a while loop can be used:

```
uint32_t ul_mck;
                            /* MCK
                                                        */
      uint32_t ul_baudrate; /* baud rate
                                                        */
                           /* UART mode register value */
      uint32_t ul_mode;
} sam_uart_opt_t;
```

 $<sup>^{16}{\</sup>rm The}\ {\tt sam\_uart\_opt\_t}$  type is a structure defining UART initialization options: typedef struct {

#### The program

The realization of the exercise takes some C programming. To program the console user interface, the stdio functions (e.g., printf(), getchar(), etc.) can be used. Use sysclk\_reinit() function to reinitialize the MCK, and the uart\_init() and uart\_is\_tx\_empty() functions to address the UART speed issue.

After hardware initialization, the algorithm enters into an endless loop. The current MCK settings are printed, new ones obtained, and  $\mu$ C reinitialized in each iteration. Note that the MCK must never be initialized below 1MHz in order to keep the JTAG connection alive. The pseudo code of the described algorithm is as follows:

initialize hardware (UART)

while forever

print current configuration according to PMC register values obtain new settings (code some user interface) wait for transmission to complete reinitialize MCK reinitialize UART

## Exercise 6

# Timer

Write a program for the Arduino Due board implementing a pulse dialing generator. The program should read a number from the stdin and generate the corresponding dialing signal at a pin connected to the on-board LED. Use UART peripheral device as stdio. Implement the required task with and without using interrupts.

## Explanation

Connect the Arduino Due board to the host PC as shown in Fig. 4.1. Create a new empty project in the Eclipse working environment as explained in Exercise 1. Initialize the UART peripheral device and configure the stdio in serial mode as explained in Exercise 4.

## Pulse dialing

A device used to produce pulse trains encoding a telephone number is the rotary dial. There are several versions of digit encoding. In the most common version, the non-zero digits are encoded by the equivalent number of pulses, and the zero digit is encoded as ten pulses. The pulse frequency, duty cycle and pause between the two trains are not strictly set. Ten pulses per second, 39% duty cycle, and cca. one second pause are generally used (Fig. 6.1). However, pulse dialing is obsolete and only rarely used today.



Figure 6.1: Numbers as trains of pulses in pulse dialing

## Initialization of the $TC^1$ device

There are three TC modules available in the AT91SAM3X8E  $\mu$ C. Each module has three channels. Thus, there are nine independent TC channels available. The channels 0, 1 and 2 belong to the TC0 module, 3, 4, and 5 to the TC1 module, 6, 7, and 8 to the TC2 module.

 $<sup>^1\</sup>mathrm{TC}$  ... Timer Counter

A TC module has to be clocked first. The clock is provided through the PMC. To enable a peripheral device clock, the pmc\_enable\_periph\_clk() function can be used. Its declaration is:

uint32\_t pmc\_enable\_periph\_clk(uint32\_t ul\_id);

The function returns zero on success, and one in case of invalid peripheral identifier. The argument is:

ul\_id ... peripheral device identifier

(e.g., ID\_TC0 for TC0 module)

To enable the peripheral clock for the TC0 module, the module's identifier must be passed to the pmc\_enable\_periph\_clk() function:

```
pmc_enable_periph_clk(ID_TCO);
```

Similarly, the pmc\_enable\_periph\_clk() function is used in the board\_init() and stdio\_serial\_init() calls to enable the PIO and UART peripheral devices, respectively.

With TC module clocked, its three independent channels become available. Configuration of a TC channel is performed by the tc\_init() function declared as:

void tc\_init(Tc \*p\_tc, uint32\_t ul\_channel, uint32\_t ul\_mode);<sup>2</sup>

The function arguments are:

p_tc	 TC module registers base address
	(e.g. TC0 for the first TC module)
ul_channel	 channel number

ul\_mode ... TC CMRx<sup>3</sup> value

The TC\_CMRx defines the operating mode of the specified TC channel (see [8] for detailed information). Each channel can operate independently in two different modes: capture mode provides measurement on signals, and waveform mode provides wave generation. Fig. 6.2 shows a free up-running TC channel in a waveform mode generating an output signal. The counter increases with the maximum counting frequency  $\frac{f_{\rm MCK}}{2}$ , and is automatically reset on RCx<sup>4</sup> compare event. The channel 0 of the TC0 module can be configured as shown in Fig. 6.2 with the following tc\_init() call:

 $<sup>^{2}</sup>$ Tc is a structure of 32-bit integers representing the AT91SAM3X8E TC hardware register addresses. If the pointer to such a structure refers to the top of the TC device address space, then the structure elements directly represent the registers.

<sup>&</sup>lt;sup>3</sup>TC CMRx ... TC Channel x Mode Register

<sup>&</sup>lt;sup>4</sup>RCx ... channel x Register C

 $<sup>{}^{5}</sup>$ TC\_CMR\_EEVT\_XCO mask selects the signal XCO as an external event.

 $<sup>\</sup>texttt{TC\_CMR\_WAVSEL\_UP\_RC}$  mask selects up counting mode with reset on RCx compare event. <code>TC\\_CMR\\_WAVE</code> mask selects waveform mode.

TC\_CMR\_BCPB\_SET mask selects setting of the TIOBx<sup>6</sup> output on RBx<sup>7</sup> compare event.

TC\_CMR\_BCPC\_CLEAR mask selects clearing of the TIOBx output on RCx compare event.

Numerous of other TC\_CMRx masks can be found in the sam/utils/cmsis/sam3x/include/ component/component\_tc.h file.

 $<sup>^6\</sup>mathrm{TIOBx}$ ... TC channel x I/O line B

 $<sup>^7\</sup>mathrm{RBx}$  ... channel x Register B



Figure 6.2: Timer configuration

The signal at TIOBx output is controlled by the RBx an RCx register values. The registers can be set with the tc\_write\_rb() and tc\_write\_rc() functions declared as:

```
void tc_write_rb(Tc *p_tc, uint32_t ul_channel, uint32_t ul_value);
void tc_write_rc(Tc *p_tc, uint32_t ul_channel, uint32_t ul_value);
```

The arguments are:

•••	TC module registers base address
	(e.g., TCO for the first TC module)
	channel number
	value to be written to the register
	···· ····

For the purpose of this exercise, a signal with 100ms period and 39% duty cycle is required. Such a signal can be generated with the following RB0 and RC0 settings:

```
tc_write_rb(TC0, 0, (uint32_t)(0.061 * SystemCoreClock / 2));
tc_write_rc(TC0, 0, (uint32_t)(0.1 * SystemCoreClock / 2));
```

Note that the SystemCoreClock global variable contains the  $f_{MCK}$  value (see Exercise 5). For the described TC configuration (i.e., set TIOBx on RBx, clear TIOBx on RCx), the combination RBx > RCx causes TIOBx to be always low.

With TC channel configuration completed, the channel is ready to be started. To start the TC clock on the specified channel, the tc\_start() function can be used. Its declaration is:

void tc\_start(Tc \*p\_tc, uint32\_t ul\_channel);

The function arguments are:

 $<sup>^{8}</sup>$ TIOAx ... TC channel x I/O line A

<sup>&</sup>lt;sup>9</sup>TIOBx ... TC channel x I/O line B

```
tc_start(TC0, 0);
```

The declarations of the tc\_init(), tc\_write\_rc(), tc\_write\_rc() and tc\_ start() functions reside in the tc.h header file, which has to be included.

#### #include <tc.h>

There are four PIOs in the AT91SAM3X8E  $\mu$ C, each controlling up to 32 I/O pins. An I/O pin can be configured as a GPIO pin, or as a pin hardwired to a particular peripheral device. However, any pin cannot be hardwired to any peripheral device. Each pin has up to two predefined peripheral devices, A and B, that can be hardwired to it. The TIOB0 output line is available to be hardwired to pin PB27 of the PIOB controller as a peripheral device B. Use pio\_set\_peripheral() function to hardwire the PB27 pin to its B device (i.e., hardwire the PB27 pin to the TIOB0 output). The declaration of the function is:

The function arguments are:

p_pio	 PIOx registers base address
	(e.g., <b>PIOB</b> for PIOB peripheral device)
ul_type	 pin(s) type
	(e.g., PIO_PERIPH_B for B device controlled pin)
ul_mask	 mask of the $pin(s)$ to be configured
	(e.g., PIO_PB27 for pin PB27 of the PIOB device)

To make the PB27 I/O pin controlled by its B device, i.e., the TIOB0 output line of the channel 0 of the TC0 module, the  $pio_set_peripheral()$  function with appropriate argument values must be called:

### pio\_set\_peripheral(PIOB, PIO\_PERIPH\_B, PIO\_PB27);

The TIOB0 output of the TC0 module is not selected by chance. The on-board LED is connected to the PB27 I/O pin of the PIOB. Thus, the generated pulses can be visualized by the blinking LED.

Similarly, the pio\_set\_peripheral() function is used in the board\_init() call when the CONF\_BOARD\_UART\_CONSOLE macro is defined to configure the PA8 and PA9 pins of the PIOA controller as UART pins (see Exercise 4).

### The program

The pseudo code of the algorithm implementing this exercise without interrupts is as follows:

```
initialize hardware (UART, TC0)
set 0% duty cycle (i.e, set RB0 beyond 100% of timer period)
set slice to zero
while forever
    read number from UART
    echo it back (optional)
    do
        wait for TC0 counter reset (i.e., RC0 compare event)
        if slice is zero
            slice = number + number of slices in 1s pause
            set 39% duty cycle (i.e., set RB0 to 61% of timer period)
        if only pause left in slice
            set 0% duty cycle (i.e, set RB0 beyond 100% of timer period)
        decrement slice
        while slice is not zero
```

The algorithm requires some additional explanation. UART and TC0 peripheral devices are configured in hardware initialization. The channel 0 of the TC0 module is configured as described in previous section, and can therefore generate a train of pulses at the TIOB0 output line. The duty cycle of the pulse train is set by the RB0 register value (see Fig. 6.2). The stdio is configured in serial mode at the UART peripheral device. It will serve as a console. The usual endless loop follows.

One number is dialed in each iteration of the endless loop. The number is obtained from the console using the stdio functions (e.g., getchar()). The dialing is then performed in the internal do/while loop. In each iteration, it waits for a reset of the channel 0 counter, i.e., RC0 compare event (see Fig. 6.2), which occurs every 100ms. The do/while loop is therefore carried out exactly ten times per second. The slice variable is used to count the 100ms intervals or slices. To dial a number with one second pause included, a number + 10 slices are required; number slices for the pulses and 10 slices for the one second pause between the two pulse trains. Note that number zero is represented by ten pulses. The pulses are generated at the TIOB0 output of the TC0 module by setting the appropriate RB0 value. During the pause, the RB0 is set above the RC0, thus holding the TIOB0 low (see Fig. 6.2). After the slice countdown, the do/while loop ends, a new iteration of the endless loop starts.

To detect an RCO compare event, an information about occurred events is needed. It is contained in the TC\_SRx TC channel status register. The register can be read by the tc\_get\_status() function declared as:

uint32\_t tc\_get\_status(Tc \*p\_tc, uint32\_t ul\_channel);

The function returns the selected TC\_SRx status register value. The arguments are:

p\_tc ... TC module registers base address

(e.g., TC0 for the first TC0 module)

ul\_channel ... channel number

The TC\_SRx register is cleared on every read. Waiting for the RC0 compare event can be realized with the following while loop:

while(!(tc\_get\_status(TCO, 0) & TC\_SR\_CPCS));<sup>10</sup>

 $<sup>^{10}</sup>$  To mask out the RCx compare event status from the TC\_SRx status register, the TC\_SR\_CPCS bit mask is used.

## Circular FIFO<sup>11</sup> buffer

A circular FIFO buffer (see Fig. 6.3) is represented by an array of n elements. Each element can hold one data item, e.g., one number. The indexes ucBegin and ucEnd define the current state. The ucBegin index refers to the data item to be first read from the buffer, and the *ucEnd* index refers to the vacant element for the next incoming data to be written to. In other words, the ucEnd is an entry point, and the ucBegin is a getting out point. Both indexes are incremented in a circular manner. If the ucBegin and ucEnd are the same, the buffer is empty. That implicates that the buffer is full when the ucBegin equals to ucEnd + 1 in circular manner, and that at most n - 1 pieces of data can be stored.



Figure 6.3: Circular FIFO buffer

A circular FIFO buffer buf with n data items of a particular *type* is defined by:

```
uint8_t ucBegin = 0, ucEnd = 0;<sup>12</sup>
type buf[n];
```

Writing one data *item* into the circular FIFO buffer **buf** is performed by the code below. Before write, the buffer is checked if it is full:

```
uint8_t ucTmp = ucEnd + 1;
if(ucTmp == n) ucTmp = 0;
if(ucTmp != ucBegin) {
    buf[ucEnd] = item;
    ucEnd = ucTmp;
}
```

Reading one data *item* from the circular FIFO buffer **buf** is performed by the code below. Before read, the buffer is checked if it is empty:

```
if(ucBegin != ucEnd) {
    item = buf[ucBegin];
    ucBegin = ucBegin + 1;
    if(ucBegin == n) ucBegin = 0;
}
```

<sup>&</sup>lt;sup>11</sup>FIFO ... First In First Out

 $<sup>^{12}</sup>$ uint8\_t is an 8-bit unsigned integer type.

#### Interrupt configuration

The procedure of configuring the UART interrupt is described in Exercise 4. Configuring the TC interrupt is similar. The interrupt request issued by the TC module is enabled by the CMSIS NVIC\_EnableIRQ() function:

```
NVIC_EnableIRQ(ID_TCO);
```

Channel events that trig the TC module interrupt request are enabled by the tc\_enable\_interrupt() function declared as:

The function arguments are:

p_tc	 TC module registers base address
	(e.g. TC0 for the first TC module)
ul_channel	 channel number
ul_sources	 bitmask of interrupt sources
	(e.g. TC_IER_CPCS for interrupt request on RCx compare
	event)

To enable an interrupt request on RC0 compare event, the tc\_enable\_inter rupt() function with appropriate argument values must be called:

```
tc_enable_interrupt(TCO, 0, TC_IER_CPCS);
```

To avoid executing pending interrupt requests issued before the TC interrupt configuration, perform the configuration before starting the counter with the tc\_start() function.

## The ISRs

The NVIC receives the interrupt requests from the UART and TCO devices. On each request, the NVIC starts the corresponding ISR code located at the address defined in the vector table defined in the sam/utils/cmsis/sam3x/source/ templates/gcc/startup\_sam3x.c file of the ASF. As defined in the vector table, the UART ISR is the UART\_Handler() function, and the TCO ISR is the TCO\_Handler() function. Both are declared as weak symbols (see Exercise 4) and can be overridden. New definitions are required in the user code:

```
void UART_Handler(void) {
    ...
}
void TCO_Handler(void) {
    ...
}
```

The TCO interrupt must be acknowledged in the TCO\_Handler() function. The event causing the interrupt request has to be cleared from the TC\_SRO status register. Otherwise the NVIC receives another interrupt request immediately after the TCO\_Handler() function finishes. Since the status register is cleared on read, a dummy call of the tc\_get\_status() function does the task.

The UART\_Handler() function is called every time the UART requests an interrupt, i.e., on each received character. The received number is written into

a circular buffer for TCO ISR to pick it up. If the buffer is full, the UART ISR waits. Sooner or later the TCO ISR will read from the buffer and make space for the number just received. The pseudo code of the UART\_Handler() function is as follows:

read a number from UART echo it back (optional) while buffer is full do nothing write the number into the buffer

The TCO ISR is executed on every RCO compare event, i.e., every 100ms. It reads the number from the buffer and starts to generate the pulses. To keep track of the 100ms slices, a zero initialized global variable slice is required. The pseudo code of the TCO\_Handler() function is as follows:

```
clear RC0 event status
if slice is zero
    if buffer is empty
        return
    read number from buffer
    slice = number + number of slices in 1s pause
    set 39% duty cycle (i.e., set RB0 to 61% of timer period)
if only pause left in slice
    set 0% duty cycle (i.e, set RB0 beyond 100% of timer period)
```

```
decrement slice
```

The UART and TCO ISRs operate as two independent tasks executed on request. The UART ISR is executed on data received event, the TCO ISR is executed on every RC0 compare event, i.e., every 100ms. The communication between the two ISRs is one-way, form the UART to the TC0 handler. The circular FIFO buffer is used to transfer data from one ISR to the other.

Both ISRs have the highest priority by default, one cannot interrupt or preempt the other. An interrupt request remains pending until the ongoing ISR of the same or higher priority finishes. In case the buffer is full, the UART ISR waits for the TC0 ISR to read from the buffer. Therefore, the UART ISR must have a lower priority than the TC0 ISR, otherwise the latest cannot interrupt the first, and a deadlock<sup>13</sup> could occur. The priority of an interrupt request issued by a specified device is set with the CMSIS NVIC\_SetPriority() function declared as:

## void NVIC\_SetPriority(IRQn\_Type IRQn, uint32\_t priority);

The function	ı argı	iments are:
IRQn		peripheral device identifier
		(e.g., ID_UART for UART peripheral device)
priority		priority number from 0 (the highest) to 15 (the lowest
		priority)

To set the UART interrupt request priority to the lowest, the NVIC\_SetPriority() function with appropriate argument values must be called:

#### NVIC\_SetPriority(ID\_UART, 15);

 $<sup>^{13}\</sup>mathrm{A}$  deadlock occurs when two or more processes indefinitely wait for one another to perform a required action. In our case, the UART ISR is waiting the TC0 ISR to read from buffer, while TC0 ISR is waiting for UART ISR to finish.

Since the TC0 ISR now solely has the highest priority, it will never wait for the UART ISR to finish. The TC0 ISR is guaranteed to execute in 100ms time intervals, thus assuring accurate pulse trains and pauses. With one ISR enabled to preempt the other, a race condition<sup>14</sup> on a shared resource (i.e., circular FIFO buffer) becomes possible. Therefore, the critical code, i.e., writing into the FIFO buffer in UART ISR, must be atomic<sup>15</sup>. The TC0 ISR must be temporary disabled.

To disable an interrupt request issued by a specified device, the CMSIS NVIC\_DisableIRQ() function can be used. Its declaration is:

void NVIC\_DisableIRQ(IRQn\_Type IRQn);

The function arguments is:

IRQn ... peripheral device identifier

(e.g., ID\_TC0 for TC0 module)

To disable the TCO interrupt request at the beginning of the critical code, the NVIC\_DisableIRQ() function with the TCO module identifier must be called:

NVIC\_DisableIRQ(ID\_TCO);

At the end of the critical code, the TCO interrupt request is reenabled by the NVIC\_EnableIRQ() function:

NVIC\_EnableIRQ(ID\_TCO);

To ensure atomic writing into the circular buffer, the UART ISR pseudo code from page 44 should be supplemented by:

read a number from UART echo it back (optional) while buffer is full do nothing disable TC0 ISR write the number into the buffer enable TC0 ISR

<sup>&</sup>lt;sup>14</sup>A race condition occurs when the outcome depends on a sequence or timing of outside events. E.g., A process is preempted by another one in the middle of using a resource. If the interrupting process uses the same resource, the resource can become corrupted.

<sup>&</sup>lt;sup>15</sup>Atomic code is a part of code that is guaranteed to be executed without interruption.

## Exercise 7

# LCD driver

Write a driver for the HD44780U dot matrix  $LCD^1$  controller [14]. The driver should consist of a display memory and refresh function. The content to be displayed should be written into the display memory. The refresh function call should synchronize the LCD RAM with the display memory. The function should also receive one argument representing an optional LCD command. If the command is specified (the argument is not zero), the refresh function should, besides synchronizing, execute it. To test the driver, write a test application writing your name and surname in the first row, and the time elapsed from the application start in the second row of the LCD. The information should repeatedly travel from the right to left side of the LCD with the speed of three characters per second. The external boards with mounted LCDs are available at the faculty laboratory.

## Explanation

Create a new empty project in the Eclipse working environment as explained in Exercise 1. Connect the Arduino Due board to the host PC over the Olimex ARM-USB-OCD-H interface, and to the LCD on the external board, as shown in Fig. 7.1.

## LCD and driver display memory initialization

The LCD used in this exercise is driven by the long-established HD44780U display controller. The initialization steps of the controller are described in [14], and are already programed in the vLCDInit() function. The declaration of the function is:

```
void vLCDInit(void);
```

Therefore, the LCD is initialized in a single line:

## vLCDInit();

The declaration of the vLCDInit() function resides in the lcd.h header file, which has to be included.

#### #include <lcd.h>

The LCD used in this exercise has  $2 \times 40$  bytes of display RAM. It contains the characters in two forty character long lines. Since the display driver synchronizes

<sup>&</sup>lt;sup>1</sup>LCD ... Liquid-Crystal Display



Figure 7.1: PC / Olimex ARM-USB-OCD-H / Arduino Due / External board connection for Exercise 7

the LCD RAM with its display memory, the display memory of the same size is required. Most conveniently the display memory is represented by two global character arrays:

```
uint8_t pucLine1[40];
uint8_t pucLine2[40];
```

To initialize the characters to spaces, i.e., blank LCD, a for loop can be used.

## LCD commands

The commands can be sent to the HD44780U display controller with the vLCDWrite() function. The declaration of the function is:

```
void vLCDWrite(uint8_t ucRS, uint8_t ucByte);
```

The function arguments are:

 

 ucRS
 ...
 register select, i.e., command/data, flag (e.g., COMM for command)

 ucByte
 ...
 data or command

 (a.g., DDRAML address to set the address in L

(e.g., DDRAM| address to set the address in LCD RAM)

Available commands can be found in the src/lcd.h file. For the purpose of this exercise, a few useful examples of vLCDWrite() function calls follow:

Set LCD RAM address to the third position in the first line<sup>5</sup>: vLCDWrite(COMM, DDRAM | 0x02); Set LCD RAM address to the third position in the second line<sup>6</sup>: vLCDWrite(COMM, DDRAM | (0x40 + 0x02));

 $<sup>^2</sup>$  E ... Enable

<sup>&</sup>lt;sup>3</sup> RW ... Read Write

 $<sup>^4</sup>$  RS ... Register Select

<sup>&</sup>lt;sup>5</sup>The first line has addresses from 0x00 to 0x27.

 $<sup>^6\</sup>mathrm{The}$  second line has addresses from 0x40 to 0x67.

Write character A at the current LCD RAM address: vLCDWrite(DATA, 'A'); Shift display window one character left<sup>7</sup>: vLCDWrite(COMM, SHIFT | DISPLAY | LEFT);

## Display driver

The display driver is consisted of two parts: the display memory and the refresh function. As already mentioned, the display memory is represented by two global character arrays. The refresh function synchronizes LCD RAM with the display memory. To achieve that, the refresh function could just copy the entire display memory into the LCD RAM. However, copying the entire display memory is in most cases not necessary. Cases, in which all the characters have been changed since last refresh function call, are rare. Therefore, the refresh function could read the LCD RAM, compare it to the display memory, and write back only the characters that have been changed. Such a solution seems advanced, but it is even slower than copying since reading LCD RAM takes the same amount of time as writing to it.

Instead of reading from the LCD RAM, a copy of it can be maintained in two additional global arrays. Thus, the refresh function can quickly find the differences without the LCD RAM reading, and write only the characters that have been changed. Of course, the two additional global arrays have to be updated also. The pseudo code of the refresh function of the display driver is as follows:

 ${\tt for}$  each character in display memory

if the character differs from its counterpart in the additional array set appropriate LCD RAM address

write the character to the current LCD RAM address

copy the character to the counterpart in the additional array

if command argument is not zero

execute the command

The refresh function also receives one argument, i.e., an arbitrary display command. Besides refreshing, the refresh function should execute the command when one is given. This is implemented in the last if statement of the pseudo code.

## Test application

To show your name and number of seconds elapsed from the application start on the LCD, the characters have to be copied into the display memory and the refresh function has to be called. Since the number of seconds is constantly changing, the display memory has to be updated every second. The refresh function has to be called after each update. Such a functionality can be achieved by using the TC module interrupt (see Exercise 6). The display memory update and refresh function call is performed from the TC module ISR.

So far, a regularly updated text is shown on the LCD at a fixed position. The text can be moved by issuing the shift display window command. Therefore, the TC module ISR has to call the refresh function with the shift command. To obtain the speed of three characters per second, the TC module should request an interrupt three times per second. However, the display memory update is needed only on every third request, i.e., once per second. Hence, a zero initialized global

 $<sup>^7</sup>$ There are 2  $\times$  40 characters space in LCD RAM, which means two lines with forty characters. However, only two lines with 16 characters are actually displayed. The displayed characters are specified by the position of the display window that can be moved left and right in cyclic manner.

**counter** is required to count the interrupts. The pseudo code of the TC module ISR is as follows:

increment counter
if counter is greater than two
 reset counter
if counter is zero
 update display memory (increase number of seconds)
call refresh function with shift display window command

See Exercise 6 for appropriate TC module configuration.

Since everything is done in the TC module ISR, only an endless loop is left in the main() function.

Exercise 8

# ADC and DACC

Write a program for the Arduino Due board implementing a low frequency signal generator at  $DACC^1$  output pin. The generator should be able to generate rectangular, triangular and sine shaped signals in frequency range from 50Hz to 100Hz. Use button keys on the external board to switch among the signal shapes. Connect analog potentiometer on the external board to the  $ADC^2$  input pin and use it to set the signal frequency. Observe the generated signal with an oscilloscope. Implement the required task with and without using the TC module interrupt. The external boards are available in the faculty laboratory.

## Explanation

Create a new empty project in the Eclipse working environment as explained in Exercise 1. Connect the Arduino Due board to the host PC over the Olimex ARM-USB-OCD-H interface, and to the button keys and analog potentiometer on the external board, as shown in Fig. 8.1. Initialize the key I/O pins as explained in Exercise 2. Since the keys will be used only to switch among signal shapes, the debouncing filters at their input pins PC28, PC26 and PC25 are not required.



Figure 8.1: PC / Olimex ARM-USB-OCD-H / Arduino Due / External board connection for Exercise 8

<sup>&</sup>lt;sup>1</sup>DACC ... Digital to Analog Converter Controller

<sup>&</sup>lt;sup>2</sup>ADC ... Analog to Digital Converter

### Initialization of the ADC device

The AT91SAM3X8E µC has one eight channel 12-bit ADC. Only one channel, e.g., channel AD7, will be used in this exercise. The ADC peripheral device has to be clocked first. The pmc\_enable\_periph\_clk() function can be used (see Exercise 6). To enable the ADC device, its identifier ID\_ADC must be passed to the pmc\_enable\_periph\_clk() function:

```
pmc_enable_periph_clk(ID_ADC);
```

The configuration of the ADC begins with ADC clock and startup time initialization. The adc\_init() function can be used. Its declaration is:

```
uint32_t adc_init(Adc *p_adc, uint32_t ul_mck,
                   uint32_t ul_adc_clock, adc_startup_time startup);<sup>3</sup>
```

The function always returns zero. Its arguments are:

p_adc	 ADC registers base address
	(e.g., ADC for ADC peripheral device)
ul_mck	 MCK frequency $f_{\text{MCK}}$ (see Exercise 5)
	(e.g., SystemCoreClock global variable)
ul_adc_clock	 ADC conversion clock frequency $f_{ADC}^4$
startup	 mask defining ADC startup time <sup>5</sup>
	(e.g., ADC_STARTUP_TIME_3 for 24 $f_{ADC}$ periods)

For  $f_{\rm MCK} = 10.5$  MHz, the ADC clock can be initialized to  $f_{\rm ADC} = \frac{f_{\rm MCK}}{2} = 5.25$  MHz, and startup time to  $t_{\rm START} = \frac{24}{f_{\rm ADC}} = 4.6$ µs with the following adc\_init() function call:

adc\_init(ADC, SystemCoreClock, SystemCoreClock / 2, ADC\_STARTUP\_TIME\_3);

ADC tracking time, settling time and transfer period [8] have to be configured next. The adc\_configure\_timing() function can be used. Its declaration is:

void adc\_configure\_timing(Adc \*p\_adc, uint8\_t uc\_tracking, adc\_settling\_time\_t settling, uint8\_t uc\_transfer);<sup>6</sup>

The function arguments are:

p_adc	 ADC registers base address
	(e.g., ADC for ADC peripheral device)
tracking	 TRACKTIM constant defining ADC tracking time
settling	 mask defining ADC settling time <sup>7</sup>
	(e.g., ADC_SETTLING_TIME_0 for 3 $f_{ADC}$ periods)
transfer	 TRANSFER constant defining ADC transfer period

<sup>&</sup>lt;sup>3</sup>Adc is a structure of 32-bit integers representing the AT91SAM3X8E ADC hardware register addresses. If the pointer to such a structure refers to the top of the ADC device address space, then the structure elements directly represent the registers.

adc startup time is an enumerated type with ADC startup time masks used in the ADC\_MR mode register.

 $<sup>{}^{4}</sup>f_{ADC}$  must be picked inside an interval 1MHz  $\leq f_{ADC} \leq 22$ MHz, and the expression  $\frac{f_{\rm MCK}}{2f_{\rm ADC}}$  – 1 must yield an integer value from 0 to 255 [8].  ${}^{5}t_{\rm START}$  must be picked inside an interval 4µs  $\leq t_{\rm START} \leq 12$ µs [8].

<sup>&</sup>lt;sup>6</sup>adc\_settling\_time\_t is an enumerated type with ADC settling time masks used in the ADC\_MR mode register.

<sup>&</sup>lt;sup>7</sup>Settling time must be  $t_{\rm S} \ge 200$ ns [8].

For further details about tracking time, settling time and transfer period, see  $[8]^8$ . At  $f_{ADC} = 5.25$ MHz, the ADC timings can be appropriately set with the following adc\_configure\_timing() function call:

adc\_configure\_timing(ADC, 0, ADC\_SETTLING\_TIME\_0, 1);

The ADC device in the AT91SAM3X8E  $\mu$ C has eight channels. To enable a channel, the adc\_enable\_channel() function can be used. Its declaration is:

void adc\_enable\_channel(Adc \*p\_adc, adc\_channel\_num\_t adc\_ch);<sup>9</sup>

The function arguments are:

p_adc	 ADC registers base address
	(e.g., ADC for ADC peripheral device)
adc_ch	 ADC channel number
	(e.g., ADC_CHANNEL_7 for AD7)

The ADC channel AD7 is enabled with the following adc\_enable\_channel() function call:

```
adc_enable_channel(ADC, ADC_CHANNEL_7);
```

Finally, the conversion trigger has to be specified and free run mode has to be switched on or off. The adc\_configure\_trigger() function can be used. Its declaration is:

The function arguments are:

p_adc	•••	ADC registers base address
		(e.g., ADC for ADC peripheral device)
trigger		conversion trigger
		(e.g., ADC_TRIG_SW to disable hardware triggers)
uc_freerun		free running mode flag
		(e.g., set the flag to 1 to never wait for any trigger

(e.g., set the flag to 1 to never wait for any trigger) When free running mode is specified, the conversion trigger selection is void. To set the free running mode, the following adc\_configure\_trigger() function call is required:

```
adc_configure_trigger(ADC, ADC_TRIG_SW, 1);
```

The declarations of the ADC initialization functions adc\_init(), adc\_config ure\_timing(), adc\_enable\_channel(), and adc\_configure\_trigger() reside in the adc.h header file, which has to be included.

#include <adc.h>

<sup>&</sup>lt;sup>8</sup>The ADC timings section is confusing in [8]. Set TRACKTIM = 0 for  $t_{\text{TRACK}} = \frac{15}{f_{\text{ADC}}}$ , or TRACKTIM = 15 for  $t_{\text{TRACK}} = \frac{16}{f_{\text{ADC}}}$ , and set TRANSFER = 1 for  $t_{\text{TRANSFER}} = \frac{5}{f_{\text{ADC}}}$  (recommended).

<sup>&</sup>lt;sup>9</sup>adc\_channel\_num\_t is an enumerated type with ADC channel numbers.

<sup>&</sup>lt;sup>10</sup>adc\_trigger\_t is an enumerated type with ADC channel numbers.

### Initialization of the DACC device

A similar procedure as with ADC is required for DACC initialization. The AT91SAM3X8E µC has one 12-bit DACC with two independent analog output lines. One output line, e.g., DACO, will be used in this exercise. Again, the DACC peripheral device has to be clocked first. The pmc\_enable\_periph\_clk() function does the trick. Of course, the DACC device identifier ID\_DACC has to be passed as the argument:

```
pmc_enable_periph_clk(ID_DACC);
```

DACC needs to be reset before further configuration. The dacc\_reset() function can be used. Its declaration is:

```
void dacc_reset(Dacc *p_dacc);<sup>11</sup>
```

The function argument is:

dacc\_reset(DACC);

DACC refresh period, speed mode and startup time [8] have to be configured next. The dacc\_set\_timing() function can be used. Its declaration is:

The function always returns zero. Its arguments are:

p_dacc	 DACC registers base address
	(e.g., DACC for DACC peripheral device)
ul_refresh	 <b>REFRESH</b> constant defining DACC refresh period <sup><math>12</math></sup>
	(e.g., set $REFRESH = 0$ for no refreshing)
ul_maxs	 maximum speed mode switch <sup>13</sup>
	(e.g., set the switch to 0 to disable maximum speed mode)
ul_startup	 constant defining DACC startup time <sup>14</sup>
-	(e.g., set the constant to 3 for 24 $f_{DACC}$ periods)

The DACC clock frequency  $f_{\text{DACC}}$  is halved MCK,  $f_{\text{DACC}} = \frac{f_{\text{MCK}}}{2}$ . For further details about refresh period, speed mode and startup time, see [8]. To disable refreshing, switch maximum speed mode off, and to set the startup time to 4.6µs at  $f_{\text{DACC}} = 5.25$ MHz, the dacc\_set\_timing() function with the following arguments has to be called:

#### dacc\_set\_timing(DACC, 0, 0, 3);

 $<sup>^{11}</sup>$ Dacc is a structure of 32-bit integers representing the AT91SAM3X8E DACC hardware register addresses. If the pointer to such a structure refers to the top of the DACC device address space, then the structure elements directly represent the registers.

<sup>&</sup>lt;sup>12</sup>Automatic output voltage refresh period to avoid voltage decreasing over time due to leakage. It must be below 20µs and is calculated as:  $t_{\text{REFRESH}} = \frac{1024 \text{ REFRESH}}{f_{\text{DACC}}} \leq 20µs$ , where  $f_{\text{DACC}} = \frac{f_{\text{MCK}}}{f_{\text{DACC}}}$  [8]. Refresh has no effect in free running mode, and can be disabled by setting **REFRESH** to zero. The free running mode is the default DACC trigger mode.

 $<sup>^{13}\</sup>mathrm{In}$  maximum speed mode, the DACC does not wait for the end of conversion cycle signal before starting the next conversion [8].

 $<sup>^{14}</sup>t_{\rm START}$  must be picked inside an interval 2.5µs  $\leq t_{\rm START} \leq$  5µs [8].

The DACC device in the AT91SAM3X8E  $\mu$ C has two analog output lines. To enable a line, the dacc\_enable\_channel() function can be used. Its declaration is:

uint32\_t dacc\_enable\_channel(Dacc \*p\_dacc, uint32\_t ul\_channel));

The function returns zero on success. Its arguments are:

p_dacc	 DACC registers base address
	(e.g., DACC for DACC peripheral device)
ul_channel	 DACC line number
	(e.g., zero for DAC0)

The DACC line DAC0 is enabled with the following dacc\_enable\_channel() function call:

dacc\_enable\_channel(DACC, 0);

Finally, the analog current settings influencing the DACC current consumption has to be specified. The dacc\_set\_analog\_control() function can be used. Its declaration is:

The function always returns zero. Its arguments are: p\_dacc ... DACC registers base address (e.g., DACC for DACC peripheral device) ul\_analog\_control ... analog control settings [8] Appropriate analog current settings can be achieved with the following dacc\_set\_ analog\_control() function call:

The declarations of the DACC initialization functions dacc\_reset(), dacc\_ set\_timing(), dacc\_enable\_channel(), and dacc\_set\_analog\_control() reside in the dacc.h header file, which has to be included.

#include <dacc.h>

## ADC and DACC usage

The ADC converted value can be obtained by the adc\_get\_channel\_value() function. Its declaration is:

uint32\_t adc\_get\_channel\_value(Adc \*p\_adc,

adc\_channel\_num\_t adc\_ch);

The function returns current converted value at the specified channel. Its argu-

<sup>&</sup>lt;sup>15</sup>For additional information on analog current settings and DACC current consumption, see [8].

ments are:

 ADC registers base address
(e.g., ADC for ADC peripheral device)
 ADC channel number
(e.g., ADC_CHANNEL_7 for AD7)

To read the ADC converted value of the channel AD7, the following adc\_enable\_ channel() function has to be called:

value = adc\_get\_channel\_value(ADC, ADC\_CHANNEL\_7);

In the opposite direction, the value to be converted by the DACC can be specified by the dacc\_write\_conversion\_data() function. Its declaration is:

void dacc\_write\_conversion\_data(Dacc \*p\_dacc, uint32\_t ul\_data);

The function arguments are:

dacc\_write\_conversion\_data(DACC, value);

## Sample tables

To generate a signal with DACC, 12-bit sample values over one period of the signal are needed. The generated signal is of course a stepwise approximation. The sample values can be calculated once and saved into a sample table. Since three waveforms, rectangular, triangular, and sine, are to be generated in this exercise, three sample tables are required. If there are N samples per period, the  $i^{\text{th}}$  sample can be calculated by (8.1). The calculation for all three required signal shapes is given.

$$rect_{i} = \begin{cases} 0 & i < \frac{N}{2} \\ \max & i \ge \frac{N}{2} \end{cases}$$
$$triang_{i} = i \frac{\max}{N-1}$$
$$sine_{i} = \frac{\max}{2} \left( \sin \frac{2\pi i}{N} + 1 \right)$$
(8.1)

Constant max is the maximum 12-bit sample value,  $\max = 2^{12} - 1 = 4095$ , and index  $i \in \{0, 1, 2, ..., N - 1\}$ . Do not exaggerate in picking the number of samples N. Larger N causes larger sample tables and shorter intervals between digital to analog conversions. N  $\leq 100$  will do. To calculate the required samples, a for loop can be used.

### The program

In version without interrupts, the TC module has to be initialized as a free running counter (see Exercise 6). To read the current TC module counter value, the tc\_read\_cv() function can be used. Its declaration is:

uint32\_t tc\_read\_cv(Tc \*p\_tc, uint32\_t ul\_channel);

The function returns current specified channel counter value. The arguments of the function are:

To obtain the current counter value of channel 0 of the TC0 module, issue the following tc\_read\_cv() function call :

```
value = tc_read_cv(TCO, 0);
```

With ADC, DACC and TC module initialized, and sample tables ready, the main algorithm can be coded. If there are N samples, and the frequency of the generated signal is  $f_{\rm SIGNAL}$ , a new sample has to be converted on every  $\frac{1}{Nf_{\rm SIGNAL}}$  seconds. If the TC module counts with  $\frac{f_{\rm MCK}}{2}$ , the interval elapses in  $\frac{f_{\rm MCK}}{2Nf_{\rm SIGNAL}}$  pulses, which is the basis to obtain equidistant time points. The algorithm runs in an endless loop. When a time point is detected, a new sample for conversion is provided to the DACC, and the ADC and key buttons are checked for any  $f_{\rm SIGNAL}$  or signal shape modification. The pseudo code of the algorithm implementing this exercise without interrupts is as follows:

set point to zero set i to zero set table pointer to one of the sample tables while forever obtain current TC module counter value if point - current value is less than zero write i-th sample from the table into DACC conversion register increment i in cyclic manner regarding N check keys and set the table pointer appropriately read ADC and obtain new  $f_{\rm SIGNAL}$ increase point for  $\frac{f_{\rm MCK}}{2Nf_{\rm SIGNAL}}$ 

## Using TC module interrupt

Instead of detecting the equidistant time points in an endless loop, the TC module interrupt can be used. See Exercise 6 to configure the TC module to request an interrupt on every  $\frac{f_{\text{MCK}}}{2Nf_{\text{SIGNAL}}}$  pulses. Use RCx compare event. The pseudo code of the TC module ISR is as follows:

```
write i-th sample from the table into DACC conversion register
increment i in cyclic manner regarding N
check keys and set the table pointer appropriately
read ADC and obtain new f_{\rm SIGNAL}
set RCx to \frac{f_{\rm MCK}}{2Nf_{\rm SIGNAL}}
clear RCx event status
```

A zero initialized global index i is required to count samples. The table pointer selecting current sample table also has to be global. Since everything is done in the TC module ISR, only an endless loop is left in the main() function.

## Exercise 9

# Ramp application

Write a software for the Arduino Due board that drives a ramp model. The software should read the password from the stdin. On right password, the ramp should open, stay opened for a predefined time interval, and close. In case an obstacle is detected while the ramp is closing, the ramp should reopen. Ramp models are available in the faculty laboratory.

## Explanation

Create a new empty project in the Eclipse working environment as explained in Exercise 1. Connect the Arduino Due board to the host PC as shown in Fig. 4.1. Initialize the UART peripheral device and configure the stdio in serial mode as explained in Exercise 4.



Figure 9.1: Ramp model to Arduino Due board connection

The ramp model has seven controlling pins, four driving the ramp, and another three reporting back the ramp status (Tab. 9.1). Connect the ramp model to the Arduino Due board as shown in Fig. 9.1. The software required in this exercise has to appropriately drive the pins to achieve the desired behavior.

ramp pin	direction <sup>*</sup>	description
STEP	in	motor step ( $< 300$ Hz, 50% duty cycle)
OBST_RX	out	obstacle sensor (0 no obstacle / 1 obstacle)
UP	out	ramp open sensor
		$(0 \dots \text{ fully open} / 1 \dots \text{ not fully open})$
DOWN	out	ramp closed sensor
		$(0 \dots \text{ fully closed} / 1 \dots \text{ not fully closed})$
DIR	in	ramp direction (0 up / 1 down)
ON/OFF	in	motor switch $(0 \dots \text{ off } / 1 \dots \text{ on})$
OBST_TX	in	IR sensor (38kHz, 50% duty cycle)
GND		ground
		<sup>*</sup> from the ramp perspective

Table 9.1: Ramp pins

#### Initialization of the PWM<sup>1</sup> device

A PWM peripheral device in the AT91SAM3X8E  $\mu$ C has eight channels, each generating an independent waveform. The OBST\_TX ramp input needs a 38kHz 50% duty cycle signal, which can be generated by one of the PWM channels.

A PWM peripheral device has to be clocked first. To enable the peripheral clock of the PWM device, the device's identifier ID\_PWM must be passed to the pmc\_enable\_periph\_clk() function (see Exercise 6):

```
pmc_enable_periph_clk(ID_PWM);
```

The PWM peripheral device provides thirteen clock sources that can be used by any of its eight channels. Besides the eleven  $f_{\text{MCK}}$  based clocks (providing frequencies  $\frac{f_{\text{MCK}}}{2^i}$ , where  $i = \{0, 1, ..., 10\}$ ), two additional dividers are available (providing special frequencies  $\frac{f_{\text{MCK}}}{2^{j}k}$ , where  $j = \{0, 1, ..., 10\}$ , and  $k = \{1, 2, ..., 255\}$ ). The frequencies of the two additional dividers has to be defined first. The pwm\_init() can be used. Its declaration is:

uint32\_t pwm\_init(Pwm \*p\_pwm, pwm\_clock\_t \*clock\_config);<sup>2</sup>

The function returns zero on success, and non-zero value in case the j and k parameters cannot be determined. The arguments are:

p\_pwm ... PWM device registers base address

```
(e.g. PWM for PWM peripheral device)
```

... pointer to a structure with frequencies

To turn the two additional dividers off, the pwm\_init() function with appropriately set clock stucture must be called:

clock\_config

<sup>&</sup>lt;sup>1</sup>PWM ... Pulse Width Modulation

<sup>&</sup>lt;sup>2</sup>Pwm is a structure of 32-bit integers representing the AT91SAM3X8E PWM device hardware register addresses. If the pointer to such a structure refers to the top of the PWM device address space, the structure elements directly represent the registers.

The pwm\_clock\_t type is a structure containing the two special frequencies and the  $f_{MCK}$  value:

Note, that the SystemCoreClock global variable is set in the sysclk\_reinit() function call (see Exercise 5), and therefore should not be used before the call.

With a PWM peripheral device clocked and initialized, its eight independent channels become available. To initialize or reconfigure a PWM channel, it has to be disabled. The PWM channel is disabled by the pwm\_channel\_disable() function declared as:

void pwm\_channel\_disable(Pwm \*p\_pwm, uint32\_t ul\_channel);

The function arguments are:

p_pwm	 PWM device registers base address
	(e.g. PWM for PWM peripheral device)
ul_channel	 channel number
	(e.g. PWM_CHANNEL_2 for PWM channel two)

To disable the PWM channel two, the following pwm\_channel\_disable() function has to be called:

```
pwm_channel_disable(PWM, PWM_CHANNEL_2);
```

When disabled, the PWM channel can be initialized. The initialization of a PWM channel is performed by the pwm\_channel\_init() function. It is declared as:

```
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel);<sup>3</sup>
```

The function returns zero on success. The arguments are:

p\_pwm ... PWM device registers base address (e.g. PWM for PWM peripheral device)

clock\_config ... pointer to a structure with channel configuration To generate a 38kHz 50% duty cycle signal, the  $f_{\rm MCK}$  can be used as a PWM channel clock source (see Fig. 9.2). To obtain the 38kHz signal at the PWM channel two, the pwm\_channel\_init() function with the following arguments has to be called:

<sup>3</sup>The pwm\_channel\_t type is a structure containing channel configuration: typedef struct { uint32\_t channel; /\* channel number \*/

```
uint32_t ul_prescaler; /* clock selector */
uint32_t ul_duty; /* duty cycle value */
uint32_t ul_period; /* period cycle value */
...
} pwm_channel_t;
```

```
61
```

```
pwm_channel_t pwm_channel = {0};
...
pwm_channel.channel = PWM_CHANNEL_2;
pwm_channel.ul_prescaler = PWM_CMR_CPRE_MCK;<sup>4</sup>
pwm_channel.ul_duty = SystemCoreClock / (38000 * 2);
pwm_channel.ul_period = SystemCoreClock / 38000;
pwm_channel_init(PWM, &pwm_channel);
```



```
Figure 9.2: Obtaining 38kHz 50% duty cycle signal with PWM peripheral device (PWM clock source = MCK, ul_period = \frac{f_{\rm MCK}}{38kHz}, ul_duty = \frac{ul_period}{2})
```

Note, that the SystemCoreClock global variable is set in the sysclk\_reinit() function call (see Exercise 5), and therefore should not be used before the call.

After initialization, the PWM channel can be enabled. To enable the channel, the pwm\_channel\_enable() function can be used. Its declaration is:

```
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel);
```

The function arguments are:

p_pwm	 PWM device registers base address
	(e.g. PWM for the PWM peripheral device)
ul_channel	 channel number
	(e.g. PWM_CHANNEL_2 for PWM channel two)

To enable the PWM channel two, the following pwm\_channel\_enable() function has to be called:

#### pwm\_channel\_enable(PWM, PWM\_CHANNEL\_2);

The declarations of the pwm\_init(), pwm\_channel\_disable(), pwm\_channel\_ init() and pwm\_channel\_enable() functions reside in the pwm.h header file which has to be included.

#### #include <pwm.h>

The 38kHz 50% duty cycle signal is required at OBST\_TX ramp input, or, according to Fig. 9.1, at pin PB14. Most PIO pins can be hardwired to one of two predefined devices available for the pin (see Exercise 6). Conveniently, the PWM channel two is available to be hardwired to pin PB14 of the PIOB controller as a peripheral device B. To hardwire the PB14 to its B device, i.e., the PWM channel two, the following pio\_set\_peripheral() function call (see Exercise 6) can be used:

<sup>&</sup>lt;sup>4</sup>Mask PWM\_CMR\_CPRE\_MCK sets PWM channel clock frequency to  $f_{\rm MCK}$ .

### GPIO pins

The ramp controlling pins beside the PB14 have to be configured as GPIO pins managed by the PIO controllers. To initialize the pins from Fig. 9.1, a few pio\_configure() function calls (see Exercise 2) are required:

```
pio_configure(PIOA, PIO_INPUT, PIO_PA20, 0);
pio_configure(PIOC, PIO_INPUT, PIO_PC16 | PIO_PC18, 0);
pio_configure(PIOC, PIO_OUTPUT_1, PIO_PC7 | PIO_PC12 | PIO_PC14,
0);<sup>5</sup>
```

No pull-up resistors or debounce filters are needed at input pins. Use the pio\_get() function to read an input pin, and the pio\_set(), pio\_clear() and pio\_toggle\_pin() functions to drive an output pin (see Exercises 2 and 3).

#### TC module

The TC module interrupt will be used to generate the  $100\text{Hz}^6$  signal at the STEP input when the ramp is moving. To generate a 100Hz signal at PC7 pin, the pin has to be toggled on every five milliseconds. An interrupt on RCx compare event is the most suitable for that purpose. See Exercise 6 for the TC module configuration. Conveniently, the TC module interrupt can also be used for counting the 'time' in the delay when the ramp is fully open. The pseudo code of the TC module ISR is as follows:

if moving toggle STEP ramp pin increment time

The ISR communicates with the rest of the code through two global variables, moving and time. The moving variable contains the information wheather the ramp is currently moving or not. The time variable counts the TC module interrupts, i.e., five millisecond intervals, and can therefore be used for time measuring.

#### The program

The ramp input signals OBST\_TX and STEP are handled by the PWM device and the TC module. The remaining ramp pins will be driven in the main endless loop. First, the password is obtained from the UART device. The password string can be assembled character by character using the getchar() function. The strcmp() string compare function declared in the string.h header file comes in handy for password verification. When the correct password is typed in, the ramp open/close procedure is started. Since the obstacle can cause the procedure to be repeated for the unknown number of times, it is wrapped in an internal endless loop. The pseudo code of the described algorithm is as follows:

<sup>&</sup>lt;sup>5</sup>Type PIO\_OUTPUT\_1 defines an output pin with initial value set to one.

<sup>&</sup>lt;sup>6</sup>According to table 9.1, any frequency below 300Hz is suitable.

while forever obtain password from UART if the password is correct while forever set DIR pin to up set moving while ramp is not fully open (use UP pin) do nothing clear moving wait for delay time (use time) set DIR pin to down set moving while ramp is not fully closed (use DOWN pin) and there is no obstacle (use OBST RX pin) do nothing clear moving if ramp is fully closed (use DOWN pin) break

# Bibliography

- The Eclipse Foundation open source community website, https://eclipse.org, Apr. 2015
- [2] Oracle website, http://www.oracle.com/index.html, Apr. 2015
- [3] R.M. Stallman and the GCC Developer Community, Using the GNU Compiler Collection, GNU Press, 2014, Free Software Foundation, https://gcc.gnu .org/onlinedocs/gcc-4.9.2/gcc.pdf, Apr. 2015
- [4] Launchpad website, https://launchpad.net, Apr. 2015
- [5] ARM-USB-OCD-H, ARM-USB-OCD User's Manual, Olimex, 2015, Olimex, https://www.olimex.com/Products/ARM/JTAG/\_resources/ARM-USB-OCD and OCD H manual.pdf, Apr. 2015
- [6] Open On-Chip Debugger: OpenOCD User's Guide, 2014, The OpenOCD Project, http://sourceforge.net/projects/openocd/files/openocd/0.8.0/open ocd.pdf/download, Apr. 2015
- [7] Sourceforge website, http://sourceforge.net, Apr. 2015
- [8] ATMEL SAM3X / SAM3A Series Datasheet, Atmel, 2015, Atmel, http: //www.atmel.com/Images/Atmel-11057-32-bit-Cortex-M3-Microcontroller-SAM3X-SAM3A Datasheet.pdf, Apr. 2015
- [9] Arduino Due board website, http://www.arduino.cc/en/Main/ArduinoBoard Due, Apr. 2015
- [10] The ARM Ltd. website, http://www.arm.com, Apr. 2015
- [11] The Atmel Corporation website, http://www.atmel.com, Apr. 2015
- [12] R.M. Stallman, R. McGrath, P.D. Smithand, GNU Make, Free Software Foundation, 2014, Free Software Foundation, http://www.gnu.org/software/ make/manual/make.pdf, Apr. 2015
- [13] AT91SAM3X8E source files, makefiles and linker script from ASF for laboratory exercises, http://fides.fe.uni-lj.si/~janezp/embedded\_systems/asf.zip, Oct. 2017
- HD44780U (LCD-II) (Dot Matrix Liquid Crystal Display Controller/Driver), Hitachi, 1998, Alldatasheet, http://pdf1.alldatasheet.com/datasheet-pdf/view /63663/HITACHI/HD44780U.html, Apr. 2017
The script contains instructions and detailed explanation of laboratory exercises covered in the Embedded Systems course that is held in the fth semester of the 1st Cycle Professional Study Programme in Applied Electrical Engineering, study programme option Electronics, at the Faculty of electrical engineering of the University of Ljubljana, Slovenia. The laboratory exercises focus on usage of modern 32-bit microcontroller features such as: General Purpose In-put/Output pins (GPIO), WatchDog Timer (WDT), Universal Asynchronous Receiver/ Transmitter (UART), Timers, Analog to Digital and Digital to Analog Conversion (ADC and DAC), etc., in embedded applications.

Embedded programming, C language, Microcontroller peripherals, ARM Cortex-M3, AT91SAM3X8E

EMBEDDED SYSTEM: LABORATORY EXERCISES

KEYWORDS



ZALOŽBA FAKULTETE ZA ELEKTROTEHNIKO