Parallel implementation of VLSI hed circuit simulation